


Features

- Contains two echo cancellers: 112 ms acoustic echo canceller + 16 ms line echo canceller
- Works with low cost voice codec. ITU-T G.711 or signed mag μ /A-Law, or linear 2's comp
- Each port may operate in different format
- Advanced NLP design - full duplex speech with no switched loss on audio paths
- Fast re-convergence time: tracks changing echo environment quickly
- Adaptation algorithm converges even during Double-Talk
- Designed for exceptional performance in high background noise environments
- Provides protection against narrow-band signal divergence
- Howling prevention stops uncontrolled oscillation in high loop gain conditions
- Offset nulling of all PCM channels
- Serial micro-controller interface

Ordering Information

 MT93L16AQ 36 Pin QSOP
 MT93L16QDC 48 Pin TQFP

- ST-BUS, GCI, or variable-rate SSI PCM interfaces
- User gain control provided for speaker path (-24 dB to +21 dB in 3 dB steps)
- AGC on speaker path
- Handles up to 0 dB acoustic echo return loss and 0 dB line ERL
- Transparent data transfer and mute options
- 20 MHz master clock operation
- Low power mode during PCM Bypass
- Bootloadable for future factory software upgrades
- 2.7 V to 3.6 V supply voltage; 5 V-tolerant inputs


Figure 1 - Functional Block Diagram

Applications

- Full duplex speaker-phone for digital telephone
- Echo cancellation for video conferencing
- Handsfree in automobile environment
- Full duplex speaker-phone for PC




Figure 2 - Pin Connection

Pin Description

QSOP Pin #	TQFP Pin #	Name	Description
1	43	ENA1	SSI Enable Strobe / ST-BUS & GCI Mode for Rin/Sout (Input). This pin has dual functions depending on whether SSI or ST-BUS/GCI is selected. For SSI, this strobe must be present for frame synchronization. This is an active high channel enable strobe, 8 or 16 data bits wide, enabling serial PCM data transfer for on Rin/Sout pins. Strobe period is 125 microseconds. For ST-BUS or GCI, this pin, in conjunction with the MD1 pin, selects the proper mode for Rin/Sout pins (see ST-BUS and GCI Operation description).
2	45	MD1	ST-BUS & GCI Mode for Rin/Sout (Input). When in ST-BUS or GCI operation, this pin, in conjunction with the ENA1 pin, will select the proper mode for Rin/Sout pins (see ST-BUS and GCI Operation description). Connect this pin to Vss in SSI mode.
3	46	ENA2	SSI Enable Strobe / ST-BUS & GCI Mode for Sin/Rout (Input). This pin has dual functions depending on whether SSI or ST-BUS/GCI is selected. For SSI, this is an active high channel enable strobe, 8 or 16 data bits wide, enabling serial PCM data transfer on Sin/Rout pins. Strobe period is 125 microseconds. For ST-BUS/GCI, this pin, in conjunction with the MD2 pin, selects the proper mode for Sin/Rout pins (see ST-BUS and GCI Operation description).

Pin Description (continued)

QSOP Pin #	TQFP Pin #	Name	Description
4	47	MD2	ST-BUS & GCI Mode for Sin/Rout (Input). When in ST-BUS or GCI operation, this pin in conjunction with the ENA2 pin, selects the proper mode for Sin/Rout pins (see ST-BUS and GCI Operation description). Connect this pin to Vss in SSI mode.
5	48	Rin	Receive PCM Signal Input (Input). 128 kbit/s to 4096 kbit/s serial PCM input stream. Data may be in either companded or 2's complement linear format. This is the Receive Input channel from the line (or network) side. Data bits are clocked in following SSI, GCI or ST-BUS timing requirements.
6	2	Sin	Send PCM Signal Input (Input). 128 kbit/s to 4096 kbit/s serial PCM input stream. Data may be in either companded or 2's complement linear format. This is the Send Input channel (from the microphone). Data bits are clocked in following SSI, GCI or ST-BUS timing requirements.
7	3	IC	Internal Connection (Input): Must be tied to Vss.
8	5	MCLK	Master Clock (Input): Nominal 20 MHz Master Clock input (may be asynchronous relative to 8 KHz frame signal.) Tie together with MCLK2 (pin 33).
9,10,11	6, 7, 8	IC	Internal Connection (Input): Must be tied to Vss.
12	9	LAW	A/μ Law Select (Input). When low, selects μ -Law companded PCM. When high, selects A-Law companded PCM. This control is for both serial pcm ports.
13	11	FORMAT	ITU-T/Sign Mag (Input). When low, selects sign-magnitude PCM code. When high, selects ITU-T (G.711) PCM code. This control is for both serial pcm ports.
14	13	RESET	Reset / Power-down (Input). An active low resets the device and puts the MT93L16 into a low-power stand-by mode.
15, 16	16	NC	No Connect (Output). These pins should be left unconnected.
17	17	SCLK	Serial Port Synchronous Clock (Input). Data clock for the serial microport interface.
18	19	CS	Serial Port Chip Select (Input). Enables serial microport interface data transfers. Active low.
19	21	DATA2	Serial Data Receive (Input). In Motorola/National serial microport operation, the DATA2 pin is used for receiving data. In Intel serial microport operation, the DATA2 pin is not used and must be tied to Vss or Vdd.
20	23	DATA1	Serial Data Port (Bidirectional). In Motorola/National serial microport operation, the DATA1 pin is used for transmitting data. In Intel serial microport operation, the DATA1 pin is used for transmitting and receiving data.
21	24	NC	No Connect (Output). This pin should be left unconnected.
22	26	VDD	Positive Power Supply (Input). Nominally 3.3 volts.
23	27	Sout	Send PCM Signal Output (Output). 128 kbit/s to 4096 kbit/s serial PCM output stream. Data may be in either companded or 2's complement linear PCM format. This is the Send Out signal after acoustic echo cancellation and non-linear processing. Data bits are clocked out following SSI, ST-BUS, or GCI timing requirements.

Pin Description (continued)

QSOP Pin #	TQFP Pin #	Name	Description
24	29	Rout	Receive PCM Signal Output (Output). 128 kbit/s to 4096 kbit/s serial PCM output stream. Data may be in either companded or 2's complement linear PCM format. This is the Receive out signal after line echo cancellation non-linear processing, AGC, and gain control. Data bits are clocked out following SSI, ST-BUS, or GCI timing requirements.
25	30, 31	$\overline{F0i}$	Frame Pulse (Input). In ST-BUS (or GCI) operation, this is an active-low (or active-high) frame alignment pulse, respectively. SSI operation is enabled by connecting this pin to Vss.
26	33	BCLK/ $\overline{C4i}$	Bit Clock/ST-BUS Clock (Input). In SSI operation, BCLK pin is a 128 kHz to 4.096 MHz bit clock. This clock must be synchronous with ENA1, and ENA2 enable strobes. In ST-BUS or GCI operation, $\overline{C4i}$ pin must be connected to the 4.096 MHz ($\overline{C4}$) system clock.
27, 28	34	IC	Internal Connection (Input). Tie to Vss.
29	35	VSS2	Digital Ground (Input): Nominally 0 volts.
30	38	VDD2	Positive Power Supply (Input): Nominally 3.3 volts (tie together with VDD, pin 22).
31	39, 40, 41	VSS	Digital Ground (Input): Nominally 0 volts (tie together with VSS2, pin 29).
32	1, 4, 10, 12, 14, 15, 18, 20, 22, 25, 28, 32, 36, 37, 42, 44	NC	No Connect (Output). This pin should be left unconnected.
33	TQFP Pin #	MCLK2	Master Clock (Input): Nominal 20 MHz master clock (tie together with MCLK, pin 8).
34,35,36	43	IC	Internal Connection (Input). Tie to Vss.

Notes: 1. All inputs have CMOS compatible, 5 V-tolerant logic levels.

2. All outputs have CMOS logic levels. Rout, Sout, and DATA1 are 5 V-tolerant when tristated (to withstand other 5 V drivers on a shared bus).

Glossary

Double-Talk	Simultaneous signals present on Rin and Sin.
Near-end Single-Talk	Signals only present at Sin input.
Far-end Single-Talk	Signals only present at Rin input.
ADV NLP	Advanced Non-Linear-Processor
Howling	Oscillation caused by feedback from acoustic and line echo paths
Narrowband	Any mono or dual sinusoidal signals
NBSD	Narrow Band Signal Detector
Noise-Gating	Audible switching of background noise
Offset Nulling	Removal of DC component
Reverberation time	The time duration before an echo level decays to -60 dBm

Functional Description

The MT93L16 device contains two echo cancellers, as well as the many control functions necessary to operate the echo cancellers. One canceller is for acoustic speaker to microphone echo, and one for line echo cancellation. The MT93L16 provides clear signal transmission in both audio path directions to ensure reliable voice communication, even with low level signals. The MT93L16 does not use variable attenuators during double-talk or single-talk periods of speech, as do many other acoustic echo cancellers for speaker-phones. Instead, the MT93L16 provides high performance full-duplex operation similar to network echo cancellers, so that users experience clear speech and un-interrupted background signals during the conversation. This prevents subjective sound quality problems associated with “noise gating” or “noise contrasting”.

The MT93L16 uses an advanced adaptive filter algorithm that is double-talk stable, which means that convergence takes place even while both parties are talking ¹. This algorithm allows continual tracking of changes in the echo path, regardless of double-talk, as long as a reference signal is available for the echo canceller.

(1. Patent Pending)

The echo tail cancellation capability of the acoustic echo canceller has been sized appropriately (112 ms) to cancel echo in an average sized office with a reverberation time of less than 112 ms. The 16 ms line echo canceller is sufficient to ensure a high ERLE for most line circuits.

In addition to the echo cancellers, the following functions are supported:

- Control of adaptive filter convergence speed during periods of double-talk, far end single-talk, and near-end echo path changes.
- Control of Non-Linear Processor thresholds for suppression of residual non-linear echo.
- Howling detector to identify when instability is starting to occur, and to take action to prevent oscillation.
- Narrow-Band Detector for preventing adaptive filter divergence caused by narrow-band signals
- Offset Nulling filters for removal of DC components in PCM channels.
- Limiters that introduce controlled saturation levels.
- Serial controller interface compatible with Motorola, National and Intel microcontrollers.
- PCM encoder/decoder compatible with μ /A-Law ITU-T G.711, μ /A-Law Sign-Mag or linear 2's complement coding.
- Automatic gain control on the receive speaker path.

Adaptation Speed Control

The adaptation speed of the acoustic echo canceller is designed to optimize the convergence speed versus divergence caused by interfering near-end signals. Adaptation speed algorithm takes into account many different factors such as relative double-talk condition, far end signal power, echo path change and noise levels to achieve fast convergence.

Advanced Non-Linear Processor (ADV-NLP)²

(2. Patent Pending)

After echo cancellation, there is likely to be residual echo which needs to be removed so that it will not be audible. The MT93L16 uses an NLP to remove low level residual echo signals which are not comprised of background noise. The operation of the NLP depends upon a dynamic activation threshold, as well as a double-talk detector which disables the NLP during double-talk periods.

The MT93L16 keeps the perceived noise level constant, without the need for any variable attenuators or gain switching that causes audible “noise gating”. The noise level is constant and identical to the original background noise even when the NLP is activated.

For each audio path, the NLP can be disabled by setting the NLP- bit to 1 in the LEC or AEC control registers.

Narrow Band Signal Detector (NBSD) ³

(3. Patent Pending)

Single or multi-frequency tones (e.g., DTMF, or signalling tones) present in the reference input of an echo canceller for a prolonged period of time may cause the adaptive filter to diverge. The Narrow Band Signal Detector (NBSD) is designed to prevent this divergence by detecting single or multi-tones of arbitrary frequency, phase, and amplitude. When narrow band signals are detected, the filter adaptation process is stopped but the echo canceller continues to cancel echo.

The NBSD can be disabled by setting the NB- bit to 1 in the MC control registers.

Howling Detector (HWLD) ⁴

(4. Patent Pending)

The Howling detector is part of an Anti-Howling control, designed to prevent oscillation as a result of positive feedback in the audio paths.

The HWLD can be disabled by setting the AH- bit to 1 in the (MC) control register.

Offset Null Filter

To ensure robust performance of the adaptive filters at all times, any DC offset that may be present on either the Rin signal or the Sin signal, is removed by highpass filters. These filters have a corner frequency placed at 40 Hz.

The offset null filters can be disabled by setting the HPF- bit to 1 in the LEC or AEC control registers.

Limiters

To prevent clipping in the echo paths, two limiters with variable thresholds are provided at the outputs.

The Rout limiter threshold is in Rout Limiter Register 1 and 2. The Sout limiter threshold is in Sout Limiter Register. Both output limiters are always enabled.

User Gain

The user gain function provides the ability for users to adjust the audio gain in the receive path (speaker path). This gain is adjustable from -24 dB to +21 dB in 3 dB steps. It is important to use ONLY this user gain function to adjust the speaker volume. The user gain function in the MT93L16 is optimally placed between the two echo cancellers such that no reconvergence is necessary after gain changes.

The gain can be accessed through Receive Gain Control Register.

AGC

The AGC function is provided to limit the volume in the speaker path. The gain of the speaker path is automatically reduced during the following conditions:

- When clipping of the receive signal occurs.
- When initial convergence of the acoustic echo canceller detects unusually large echo return.
- When howling is detected.

The AGC can be disabled by setting the AGC- bit to 1 in MC control register.

Mute Function

A pcm mute function is provided for independent control of the Receive and Send audio paths. Setting the MUTE_R or MUTE_S bit in the MC register, causes quiet code to be transmitted on the Rout or Sout paths respectively.

Quiet code is defined according to the following table:

	LINEAR 16 bits 2's complement	SIGN/ MAGNITUDE μ -Law A-Law	CCITT (G.711)	
			μ -Law	A-Law
+Zero (quiet code)	0000h	80h	FFh	D5h

Table 1 - Quiet PCM Code Assignment

Bypass Control

A PCM bypass function is provided to allow transparent transmission of pcm data through the MT93L16. When the bypass function is active, pcm data passes transparently from Rin to Rout and from Sin to Sout, with bit-wise integrity preserved.

When the Bypass function is selected, most internal functions are powered down to provide low power consumption.

The BYPASS control bit is located in the main control MC register.

Adaptation Enable/Disable

Adaptation control bits are located in the AEC and LEC control registers. When the ADAPT- bit is set to 1, the adaptive filter is frozen at the current state. In this state, the device continues to cancel echo with the current echo model.

When the ADAPT- bit is set to 0, the adaptive filter is continually updated. This allows the echo canceller to adapt and track changes in the echo path. This is the normal operating state.

MT93L16 Throughput Delay

In all modes, voice channels always have 2 frames of delay. In ST-BUS/GCI operation, the D and C channels have a delay of one frame.

Power Down / Reset

Holding the $\overline{\text{RESET}}$ pin at logic low will keep the MT93L16 device in a power-down state. In this state all internal clocks are halted, and the DATA1, Sout and Rout pins are tristated.

The user should hold the $\overline{\text{RESET}}$ pin low for at least 200 msec following power-up. This will insure that the device powers up in a proper state. Following any return of $\overline{\text{RESET}}$ to logic high, the user must wait for 8 complete 8 KHz frames prior to writing to the device registers. During this time, the initialization routines will execute and set the MT93L16 to default operation (program execution from ROM using default register values).

PCM Data I/O

The PCM data transfer for the MT93L16 is provided through two PCM ports. One port consists of Rin and Sout pins while the second port consists of Sin and Rout pins. The data are transferred through these ports according to either ST-BUS, GCI, or SSI conventions, and the device automatically detects the correct convention. The device determines the convention by monitoring the signal applied to the F0i pin. When a valid ST-BUS (active low) frame pulse is applied to the $\overline{\text{F0i}}$ pin, the MT93L16 will assume ST-BUS operation. When a valid GCI (active high) frame

pulse is applied to the $\overline{F0i}$ pin, the device will assume GCI operation. If $\overline{F0i}$ is tied continuously to V_{ss} , the device will assume SSI operation. Figures 11 to 13 show timing diagrams of these 3 PCM-interface operation conventions.

ST-BUS and GCI Operation

The ST-BUS PCM interface conforms to Zarlink’s ST-BUS standard, with an active-low frame pulse. Input data is clocked in by the rising edge of the bit clock ($\overline{C4i}$) three-quarters of the way into the bitcell, and output data bit boundaries (Rout, Sout) occur every second falling edge of the bit clock (see Figure 11.) The GCI PCM interface corresponds to the GCI standard commonly used in Europe, with an active-high frame pulse. Input data is clocked in by the falling edge of the bit clock ($\overline{C4i}$) three-quarters of the way into the bitcell, and output data bit boundaries (Rout, Sout) occur every second rising edge of the bit clock (see Figure 12.)

Either of these interfaces (STBUS or GCI) can be used to transport 8 bit companded PCM data (using one timeslot) or 16 bit 2’s complement linear PCM data (using two timeslots). The MD1/ENA1 pins select the timeslot on the Rin/Sout port while the MD2/ENA2 pin selects the timeslot on the Sin/Rout port, as in Table 2. Figures 3 to 6 illustrate the timeslot allocation for each of these four modes.

PORT1 Rin/Sout		ST-BUS/GCI Mode Selection	PORT2 Sin/Rout	
Enable Pins			Enable Pins	
MD1	ENA1		MD2	ENA2
0	0	<u>Mode 1.</u> 8 bit companded PCM I/O on timeslot 0	0	0
0	1	<u>Mode 2.</u> 8 bit companded PCM I/O on timeslot 2.	0	1
1	0	<u>Mode 3.</u> 8 bit companded PCM I/O on timeslot 2. Includes D & C channel bypass in timeslots 0 & 1.	1	0
1	1	<u>Mode 4.</u> 16 bit 2’s complement linear PCM I/O on timeslots 0 & 1.	1	1

Table 2 - ST-BUS & GCI Mode Select




Figure 3 - ST-BUS and GCI 8-Bit Companded PCM I/O on Timeslot 0 (Mode 1)




Figure 4 - ST-BUS and GCI 8-Bit Companded PCM I/O on Timeslot 2 (Mode 2)




Figure 5 - ST-BUS and GCI 8-Bit Companded PCM I/O with D and C Channels (Mode 3)




Figure 6 - ST-BUS and GCI 16-Bit 2's Complement Linear PCM I/O (Mode 4)

SSI Operation

The SSI PCM interface consists of data input pins (Rin, Sin), data output pins (Sout, Rout), a variable rate bit clock (BCLK), and two enable pins (ENA1, ENA2) to provide strobes for data transfers. The active high enable may be either 8 or 16 BCLK cycles in duration. Automatic detection of the data type (8 bit companded or 16 bit 2's complement linear) is accomplished internally. The data type cannot change dynamically from one frame to the next.

In SSI operation, the frame boundary is determined by the rising edge of the ENA1 enable strobe (see Figure 7). The other enable strobe (ENA2) is used for parsing input/output data and it must pulse within 125 microseconds of the rising edge of ENA1.

In SSI operation, the enable strobes may be a mixed combination of 8 or 16 BCLK cycles allowing the flexibility to mix 2's complement linear data on one port (e.g., Rin/Sout) with companded data on the other port (e.g., Sin/Rout).

Enable Strobe Pin	Designated PCM I/O Port
ENA1	Line Side Echo Path (PORT 1)
ENA2	Acoustic Side Echo Path (PORT 2)

Table 3 - SSI Enable Strobe Pins

PCM Law and Format Control (LAW, FORMAT)

The PCM companding/coding law used by the MT93L16 is controlled through the LAW and FORMAT pins. ITU-T G.711 companding curves for μ -Law and A-Law are selected by the LAW pin. PCM coding ITU-T G.711 and Sign-Magnitude are selected by the FORMAT pin. See Table 4.




Figure 7 - SSI Operation

PCM Code	Sign-Magnitude FORMAT=0	ITU-T (G.711) FORMAT=1	
	μ /A-LAW LAW = 0 or 1	μ -LAW LAW = 0	A-LAW LAW =1
+ Full Scale	1111 1111	1000 0000	1010 1010
+ Zero	1000 0000	1111 1111	1101 0101
- Zero	0000 0000	0111 1111	0101 0101
- Full Scale	0111 1111	0000 0000	0010 1010

Table 4 - Companded PCM

Linear PCM

The 16-bit 2's complement PCM linear coding permits a dynamic range beyond that which is specified in ITU-T G.711 for companded PCM. The echo-cancellation algorithm will accept 16 bits 2's complement linear code which gives a maximum signal level of +15 dBm0.

Bit Clock (BCLK/ $\overline{C4i}$)

The BCLK/ $\overline{C4i}$ pin is used to clock the PCM data for GCI and ST-BUS ($\overline{C4i}$) interfaces, as well as for the SSI (BCLK) interface.

In SSI operation, the bit rate is determined by the BCLK frequency. This input must contain either eight or sixteen clock cycles within the valid enable strobe window. BCLK may be any rate between 128 KHz to 4.096 MHz and can be discontinuous outside of the enable strobe windows defined by ENA1, ENA2 pins. Incoming PCM data (Rin, Sin) are sampled on the falling edge of BCLK while outgoing PCM data (Sout, Rout) are clocked out on the rising edge of BCLK. See Figure 13.

In ST-BUS and GCI operation, connect the system $\overline{C4}$ (4.096 MHz) clock to the $\overline{C4i}$ pin.

Master Clock (MCLK)

A nominal 20 MHz, continuously-running master clock (MCLK) is required. MCLK may be asynchronous with the 8 KHz frame.

Microport

The serial microport provides access to all MT93L16 internal read and write registers, plus write-only access to the bootloadable program RAM (see next section for bootload description.) This microport is compatible with Intel MCS-51 (mode 0), Motorola SPI (CPOL=0, CPHA=0), and National Semiconductor Microwire specifications. The microport consists of a transmit/receive data pin (DATA1), a receive data pin (DATA2), a chip select pin (\overline{CS}) and a synchronous data clock pin (SCLK).

The MT93L16 automatically adjusts its internal timing and pin configuration to conform to Intel or Motorola/National requirements. The microport dynamically senses the state of the SCLK pin each time CS pin becomes active (i.e. high to low transition). If SCLK pin is high during \overline{CS} activation, then Intel mode 0 timing is assumed. In this case DATA1 pin is defined as a bi-directional (transmit/receive) serial port and DATA2 is internally disconnected. If SCLK is low during \overline{CS} activation, then Motorola/National timing is assumed and DATA1 is defined as the data transmit pin while DATA2 becomes the data receive pin. The MT93L16 supports Motorola half-duplex processor mode (CPOL=0 and CPHA=0). This means that during a write to the MT93L16, by the Motorola processor, output data from the DATA1 pin must be ignored. This also means that input data on the DATA2 pin is ignored by the MT93L16 during a valid read by the Motorola processor.

All data transfers through the microport are two bytes long. This requires the transmission of a Command/Address byte followed by the data byte to be written to or read from the addressed register. CS must remain low for the duration of this two-byte transfer. As shown in Figures 8 and 9, the falling edge of CS indicates to the MT93L16 that a microport transfer is about to begin. The first 8 clock cycles of SCLK after the falling edge of CS are always used to receive the Command/Address byte from the microcontroller. The Command/Address byte contains information detailing whether the second byte transfer will be a read or a write operation and at what address. The next 8 clock cycles are used to transfer the data byte between the MT93L16 and the microcontroller. At the end of the two-byte transfer, \overline{CS} is brought high again to terminate the session. The rising edge of \overline{CS} will tri-state the DATA1 pin. The DATA1 pin will remain tri-stated as long as \overline{CS} is high.

Intel processors utilize Least Significant Bit (LSB) first transmission while Motorola/National processors use Most Significant Bit (MSB) first transmission. The MT93L16 microport automatically accommodates these two schemes for normal data bytes. However, to ensure timely decoding of the R/W and address information, the Command/Address byte is defined differently for Intel and Motorola/National operations. Refer to the relative timing

diagrams of Figure 8 and Figure 9. Receive data bits are sampled on the rising edge of SCLK while transmit data is clocked out on the falling edge of SCLK. Detailed microport timing is shown in Figure 14 and Figure 15.

Bootload Process and Execution from RAM

A bootloadable program RAM (BRAM) is available on the MT93L16 to support factory-issued software upgrades to the built-in algorithm. To make use of this bootload feature, users must include 4096 X 8 bits of memory in their microcontroller system (i.e., external to the MT93L16), from which the MT93L16 can be bootloaded. Registers and program data are loaded into the MT93L16 in the same fashion via the serial microport. Both employ the same command / address / data byte specification described in the previous section on serial microport. Either intel or motorola mode may be transparently used for bootloading. There are also two registers relevant to bootloading (BRC=control and SIG=signature, see Register Summary). The effect of these register values on device operation is summarized in Table 5.

FUNCTIONAL DESCRIPTION FOR USING THE BOOTABLE RAM			
BOOTLOAD MODE - Microport Access is to bootload RAM (BRAM)			
BRC Register Bits C₃C₂C₁C₀ X 1 0 0	R/W	Address	Data
	W	3fh (= 1 1 1 1 1 1 b)	Writes "data" to BRC reg. - Bootload frozen; BRAM contents are NOT affected.
	W	other than 3fh	Writes "data" to next byte in BRAM (bootloading.)
	R	1 x x x x b	Reads back "data" = BRC reg value. - Bootload frozen; BRAM contents are NOT affected.
	R	0 x x x x b	Reads back "data" = SIG reg value. - Bootload frozen; BRAM contents are NOT affected.
NON-BOOTLOAD MODE - Microport Access is to device registers (DREGs)			
BRC Register Bits C₃C₂C₁C₀ X 0 0 0	R/W	Address	Data
	W	any (= a ₅ a ₄ a ₃ a ₂ a ₁ a ₀ b)	Writes "data" to corresponding DREG.
	R	any (= a ₅ a ₄ a ₃ a ₂ a ₁ a ₀ b)	Reads back "data" = corresponding DREG value.
PROGRAM EXECUTION MODES			
C₃C₂C₁C₀ 0 0 0 0	Execute program in ROM, bootload mode disabled. - BRAM address counter reset to initial (ready) state. - SIG reg reseeded to initial (ready) state		
C₃C₂C₁C₀ 0 1 0 0	Execute program in ROM, while bootloading the RAM. - BRAM address counter increments on microport writes (except to 3fh) - SIG reg recalculates signature on microport writes (except to 3fh)		
C₃C₂C₁C₀ 1 0 0 0	Execute program in RAM, bootload mode disabled. - BRAM address counter reset to initial (ready) state. - SIG reg reseeded to initial (ready) state		
C₃C₂C₁C₀ 1 1 0 0	- NOT RECOMMENDED - (Execute program in RAM, while bootloading the RAM)		

Table 5 - Bootload RAM Control (BRC) Register States

Note: bits C₁ C₀ are reserved, and must be set to zero.




Figure 9 - Serial Microport Timing for Motorola Mode 00 or National Microwire

Absolute Maximum Ratings*

	Parameter	Symbol	Min.	Max.	Units
1	Supply Voltage	$V_{DD}-V_{SS}$	-0.5	5.0	V
2	Input Voltage	V_i	$V_{SS}-0.3$	5.5	V
3	Output Voltage Swing	V_o	$V_{SS}-0.3$	5.5	V
4	Continuous Current on any digital pin	$I_{i/o}$		± 20	mA
5	Storage Temperature	T_{ST}	-65	150	°C
6	Package Power Dissipation	P_D		90 (typ)	mW

* Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

Recommended Operating Conditions - Voltages are with respect to ground (V_{SS}) unless otherwise stated

	Characteristics	Sym.	Min.	Typ.	Max.	Units	Test Conditions
1	Supply Voltage	V_{DD}	2.7	3.3	3.6	V	
2	Input High Voltage		1.4		V_{DD}	V	
3	Input Low Voltage		V_{SS}		0.4	V	
4	Operating Temperature	T_A	-40		+85	°C	

Echo Return Limits

	Characteristics	Min.	Typ.	Max.	Units	Test Conditions
1	Acoustic Echo Return			0	dB	Measured from Rout -> Sin
2	Line Echo Return			0	dB	Measured from Sout -> Rin

DC Electrical Characteristics* - Voltages are with respect to ground (V_{SS}) unless otherwise stated.

	Characteristics	Sym.	Min.	Typ [‡]	Max.	Units	Conditions/Notes
1	Standby Supply Current:	I_{CC}		3	70	μA	$\overline{RESET} = 0$
	Operating Supply Current:	I_{DD}		20		mA	$\overline{RESET} = 1$, clocks active
2	Input HIGH voltage	V_{IH}	$0.7V_{DD}$			V	
3	Input LOW voltage	V_{IL}			$0.3V_{DD}$	V	
4	Input leakage current	I_{IH}/I_{IL}		0.1	10	μA	$V_{IN}=V_{SS}$ to V_{DD}
5	High level output voltage	V_{OH}	$0.8V_{DD}$			V	$I_{OH}=2.5$ mA
6	Low level output voltage	V_{OL}			$0.4V_{DD}$	V	$I_{OL}=5.0$ mA
7	High impedance leakage	I_{OZ}		1	10	μA	$V_{IN}=V_{SS}$ to V_{DD}
8	Output capacitance	C_o		10		pF	
9	Input capacitance	C_i		8		pF	

[‡] Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.

*DC Electrical Characteristics are over recommended temperature and supply voltage.

AC Electrical Characteristics[†] - Serial Data Interfaces - Voltages are with respect to ground (V_{SS}) unless otherwise stated

	Characteristics	Sym.	Min.	Typ.	Max.	Units	Test Notes
1	MCLK Frequency	f_{CLK}	19.15		20.5	MHz	
2	BCLK/ $\overline{C4i}$ Clock High	t_{BCH} , t_{C4H}	90			ns	
3	BCLK/ $\overline{C4i}$ Clock Low	t_{BLL} , t_{C4L}	90			ns	
4	BCLK/ $\overline{C4i}$ Period	t_{BCP}	240		7900	ns	
5	SSI Enable Strobe to Data Delay (first bit)	t_{SD}	80			ns	$C_L=150$ pF
6	SSI Data Output Delay (excluding first bit)	t_{DD}	80			ns	$C_L=150$ pF
7	SSI Output Active to High Impedance	t_{AHZ}	80			ns	$C_L=150$ pF
8	SSI Enable Strobe Signal Setup	t_{SSS}	10		t_{BCP} -15	ns	
9	SSI Enable Strobe Signal Hold	t_{SSH}	15		t_{BCP} -10	ns	
10	SSI Data Input Setup	t_{DIS}	10			ns	
11	SSI Data Input Hold	t_{DIH}	15			ns	
12	ST-BUS/GCI $\overline{F0i}$ Setup	t_{F0iS}	20		150	ns	
13	ST-BUS/GCI $\overline{F0i}$ Hold	t_{F0iH}	20		150	ns	
14	ST-BUS/GCI Data Output delay	t_{DSD}	80			ns	$C_L=150$ pF
15	ST-BUS/GCI Output Active to High Impedance	t_{ASHZ}	80			ns	$C_L=150$ pF
16	ST-BUS/GCI Data Input Hold time	t_{DSH}	20			ns	
17	ST-BUS/GCI Data Input Setup time	t_{DSS}	20			ns	

[†] Timing is over recommended temperature and power supply voltages.

AC Electrical Characteristics[†] - Microport Timing

	Characteristics	Sym.	Min.	Typ.	Max.	Units	Test Notes
1	Input Data Setup	t_{IDS}	30			ns	
2	Input Data Hold	t_{IDH}	30			ns	
3	Output Data Delay	t_{ODD}	100			ns	$C_L=150$ pF
4	Serial Clock Period	t_{SCP}	500			ns	
5	SCLK Pulse Width High	t_{SCH}	250			ns	
6	SCLK Pulse Width Low	t_{SCL}	250			ns	
7	\overline{CS} Setup-Intel	t_{CSSI}	200			ns	
8	\overline{CS} Setup-Motorola	t_{CSSM}	100			ns	
9	\overline{CS} Hold	t_{CSH}	100			ns	
10	\overline{CS} to Output High Impedance	t_{OHZ}	100			ns	$C_L=150$ pF

† Timing is over recommended temperature range and recommended power supply voltages.

Characteristic	Symbol	CMOS Level	Units
CMOS reference level	V_{CT}	$0.5 \cdot V_{DD}$	V
Input HIGH level	V_H	$0.9 \cdot V_{DD}$	V
Input LOW level	V_L	$0.1 \cdot V_{DD}$	V
Rise/Fall HIGH measurement point	V_{HM}	$0.7 \cdot V_{DD}$	V
Rise/Fall LOW measurement point	V_{LM}	$0.3 \cdot V_{DD}$	V

Table 6 - Reference Level Definition for Timing Measurements




Figure 10 - Master Clock - MCLK




Figure 11 - GCI Data Port Timing




Figure 12 - ST-BUS Data Port Timing




Figure 13 - SI Data Port Timing




Figure 14 - INTEL Serial Microport Timing




Figure 15 - Motorola Serial Microport Timing

Register Summary

Address: 00h R/W	Main Control Register (MC)																
Power Up Reset 00h	7 MSB	LIMIT	6	MUTE_R	5	MUTE_S	4	BYPASS	3	NB-	2	AGC-	1	AH-	0	RESET	LSB
RESET	When high, the power initialization routine is executed presetting all registers to default values. This bit automatically clears itself to '0' when reset is complete.																
AH-	When high, the Howling detector is disabled and when low the Howling detector is enabled.																
AGC-	When high, AGC is disabled and when low AGC is enabled.																
NB-	When high, Narrowband signal detectors in Rin and Sin paths are disabled and when low the signal detectors are enabled																
BYPASS	When high, the Send and Receive paths are transparently by-passed from input to output and when low the Send and Receive paths are not bypassed																
MUTE_S	When high, the Sin path is muted to quiet code (after the NLP) and when low the Sin path is not muted																
MUTE_R	When high, the Rin path is muted to quiet code (after the NLP) and when low the Rin path is not muted																
LIMIT	When high, the 2-bit shift mode is enabled in conjunction with bit 7 of LEC register and when low 2-bit shift mode is disabled																

Address: 21h R/W	Acoustic Echo Canceller Control Register (AEC)																
Power Up Reset 00h	7 MSB	P-	6	ASC-	5	NLP-	4	INJ-	3	HPF-	2	HCLR	1	ADAPT-	0	ECBY	LSB
ECBY	When high, the Echo estimate from the filter is not subtracted from the input (Sin), when low the estimate is subtracted																
ADAPT-	When high, the Echo canceller adaptation is disabled and when low the adaptation is enabled																
HCLR	When high, Adaptive filter coefficients are cleared and when low the filter coefficients are not cleared																
HPF-	When high, Offset nulling filter is bypassed in the Sin/Sout path and when low the Offset nulling filter is not bypassed																
INJ-	When high, the Noise filtering process is disabled in the NLP and when low the Noise filtering process is enabled																
NLP-	When high, the Non Linear Processor is disabled in the Sin/Sout path and when low the NLP is enabled																
ASC-	When high, the Internal Adaptation speed control is disabled and when low the Adaptation speed is enabled																
P-	When high, the Exponential weighting function for the adaptive filter is disabled and when low the weighting function is enabled																

Address: 01h R/W	Line Echo Canceller Control Register (LEC)																
Power Up Reset 00h	7 MSB	SHFT	6	ASC-	5	NLP-	4	INJ-	3	HPF-	2	HCLR	1	ADAPT-	0	ECBY	LSB
ECBY	When high, the Echo estimate from the filter is not subtracted from the input (Rin), when low the estimate is subtracted																
ADAPT-	When high, the Echo canceller adaptation is disabled and when low the adaptation is enabled																
HCLR	When high, Adaptive filter coefficients are cleared and when low the filter coefficients are not cleared																
HPF-	When high, Offset nulling filter is bypassed in the Rin/Rout path and when low the Offset nulling filter is not bypassed																
INJ-	When high, the Noise filtering process is disabled in the NLP and when low the Noise filtering process is enabled																
NLP-	When high, the Non Linear Processor is disabled in the Rin/Rout path and when low the NLP is enabled																
ASC-	When high, the Internal Adaptation speed control is disabled and when low the Adaptation speed is enabled																
SHFT	When high the 16-bit linear mode, inputs Sin, Rin, are shift right by 2 and outputs Sout, Rout are shift left by 2. This bit is ignored when 16-bit linear mode is not selected in both ports. This bit is also ignored if bit 7 of MC register is set to zero																

Address: 22h Read	Acoustic Echo Canceller Status Register (ASR) (* Do not write to this register)
Power Up Reset 00h	7 <input type="checkbox"/> - 6 <input type="checkbox"/> ACMUND 5 <input type="checkbox"/> HWLNG 4 <input type="checkbox"/> - 3 <input type="checkbox"/> NLPDC 2 <input type="checkbox"/> DT 1 <input type="checkbox"/> NB 0 <input type="checkbox"/> NBS LSB
NBS	When high, the Narrowband signal has been detected in the Sin/Sout path and when low, the Narrowband signal has not been detected in the Sin/Sout path
NB	LOGICAL OR of the status bit NBS + NBR from LSR Register
DT	When high the Double Talk is detected and when low, the Double talk is not detected
NLPDC	When high, the NLP is activated and when low the NLP is not activated
-	RESERVED.
HWLNG	When high, Howling is occurring in the loop and when low, no Howling is detected
ACMUND	When high, No active signal in the Rin/Rout path
-	RESERVED.

Address: 02h Read	Line Echo Canceller Status Register (LSR) (* Do not write to this register)
Power Up Reset 00h	<input type="checkbox"/> - 6 <input type="checkbox"/> - 5 <input type="checkbox"/> - 4 <input type="checkbox"/> - 3 <input type="checkbox"/> NLPC 2 <input type="checkbox"/> DT 1 <input type="checkbox"/> NB 0 <input type="checkbox"/> NBR LSB
NBR	When high, a narrowband signal has been detected in the Receive (Rin) path. When low no narrowband signal is not detected in the Rin path
NB	This bit indicates a LOGICAL-OR of Status bits NBR + NBS (from ASR Register)
DT	When high, double-talk is detected and when low double-talk is not detected
NLPC	When high, NLP is activated and when low NLP is not activated
-	RESERVED.
-	
-	
--	

Address: 20h R/W	Receive Gain Control Register (RGC)
Power Up Reset 6Dh	7 <input type="checkbox"/> - 6 <input type="checkbox"/> - 5 <input type="checkbox"/> - 4 <input type="checkbox"/> - 3 <input type="checkbox"/> G3 2 <input type="checkbox"/> G2 1 <input type="checkbox"/> G1 0 <input type="checkbox"/> G0 LSB
G0	User Gain Control on the Rin/Rout path (Tolerance of gains: +/- 0.15 dB). The hexadecimal number represents G3 to G0 value in the table below.
G1	
G2	
G3	
-	RESERVED
-	
-	
-	

Gain Values for Receive Gain Control Register Bit G3 to G0 (RGC)

0h	-24 dB	4h	-12 dB	8h	0 dB	C h	+12 dB
1h	-21 dB	5h	-9 dB	9h	+ 3 dB	D h	+ 15 dB
2h	-18 dB	6h	-6 dB	A h	+ 6 dB	E h	+ 18 dB
3h	-15 dB	7h	-3 dB	B h	+9 dB	F h	+ 21 dB

Address: 16h Read	Receive (Rin) Peak Detect Register 1 (RIPD1)
Power Up Reset 00h	
RIPD ₀	<p>These peak detector registers allow the user to monitor the receive in signal (Rin) peak level at reference point R1 (see Figure #1). The information is in 16-bit 2's complement linear coded format presented in two 8 bit registers. The high byte is in Register 2 and the low byte is in Register 1.</p>
RIPD ₁	
RIPD ₂	
RIPD ₃	
RIPD ₄	
RIPD ₅	
RIPD ₆	
RIPD ₇	

Address: 17h Read	Receive (Rin) Peak Detect Register 2 (RIPD2)
Power Up Reset 00h	
RIPD ₈	<p>See Above Description</p>
RIPD ₉	
RIPD ₁₀	
RIPD ₁₁	
RIPD ₁₂	
RIPD ₁₃	
RIPD ₁₄	
RIPD ₁₅	

Address: 18h Read	Receive (Rin) ERROR Peak Detect Register 1 (REPD1)
Power Up Reset 00h	
REPD ₀	<p>These peak detector registers allow the user to monitor the error signal peak level at reference point R2 (see Figure #1). The information is in 16-bit 2's complement linear coded format presented in two 8 bit registers. The high byte is in Register 2 and the low byte is in Register 1.</p>
REPD ₁	
REPD ₂	
REPD ₃	
REPD ₄	
REPD ₅	
REPD ₆	
REPD ₇	

Address: 19h Read	Receive (Rin) ERROR Peak Detect Register 2 (REPD2)
Power Up Reset 00h	
REPD8	See above description
REPD9	
REPD10	
REPD11	
REPD12	
REPD13	
REPD14	
REPD15	

Address: 3Ah Read	Receive (Rout) Peak Detect Register 1 (ROPD1)
Power Up Reset 00h	
ROPD0	These peak detector registers allow the user to monitor the receive out signal (Rout) peak level at reference point R3 (see Figure #1). The information is in 16-bit 2's complement linear coded format presented in two 8 bit registers. The high byte is in Register 2 and the low byte is in Register 1.
ROPD1	
ROPD2	
ROPD3	
ROPD4	
ROPD5	
ROPD6	
ROPD7	

Address: 3Bh Read	Receive (Rout) Peak Detect Register 2 (ROPD2)
Power Up Reset 00h	
ROPD8	See Above description
ROPD9	
ROPD10	
ROPD11	
ROPD12	
ROPD13	
ROPD14	
ROPD15	

Address: 36h Read	Send (Sin) Peak Detect Register 1 (SIPD1)																	
Power Up Reset 00h	MSB	7	SIPD ₇	6	SIPD ₆	5	SIPD ₅	4	SIPD ₄	3	SIPD ₃	2	SIPD ₂	1	SIPD ₁	0	SIPD ₀	LSB
SIPD ₀	These peak detector registers allow the user to monitor the receive in signal (Sin) peak level at reference point S1 (see Figure #1). The information is in 16-bit 2's complement linear coded format presented in two 8 bit registers. The high byte is in Register 2 and the low byte is in Register 1.																	
SIPD ₁																		
SIPD ₂																		
SIPD ₃																		
SIPD ₄																		
SIPD ₅																		
SIPD ₆																		
SIPD ₇																		

Address: 37h Read	Send (Sin) Peak Detect Register 2 (SIPD2)																	
Power Up Reset 00h	MSB	7	SIPD ₁₅	6	SIPD ₁₄	5	SIPD ₁₃	4	SIPD ₁₂	3	SIPD ₁₁	2	SIPD ₁₀	1	SIPD ₉	0	SIPD ₈	LSB
SIPD ₈	See above description																	
SIPD ₉																		
SIPD ₁₀																		
SIPD ₁₁																		
SIPD ₁₂																		
SIPD ₁₃																		
SIPD ₁₄																		
SIPD ₁₅																		

Address: 38h Read	Send ERROR Peak Detect Register 1 (SEPD1)																	
Power Up Reset 00h	MSB	7	SEPD ₇	6	SEPD ₆	5	SEPD ₅	4	SEPD ₄	3	SEPD ₃	2	SEPD ₂	1	SEPD ₁	0	SEPD ₀	LSB
SEPD ₀	These peak detector registers allow the user to monitor the error signal peak level in the send path at reference point S2 (see Figure #1). The information is in 16-bit 2's complement linear coded format presented in two 8 bit registers. The high byte is in Register 2 and the low byte is in Register 1.																	
SEPD ₁																		
SEPD ₂																		
SEPD ₃																		
SEPD ₄																		
SEPD ₅																		
SEPD ₆																		
SEPD ₇																		

Address: 39h Read	Send ERROR Peak Detect Register 2 (SEPD2)
Power Up Reset 00h	
SEPD8	See Above description
SEPD9	
SEPD10	
SEPD11	
SEPD12	
SEPD13	
SEPD14	
SEPD15	

Address: 1Ah Read	Send (Sout) Peak Detect Register 1 (SOPD1)
Power Up Reset 00h	
SOPD0	These peak detector registers allow the user to monitor the Send out signal (Sout) peak level at reference point S3 (see Figure #1). The information is in 16-bit 2's complement linear coded format presented in two 8 bit registers. The high byte is in Register 2 and the low byte is in Register 1.
SOPD1	
SOPD2	
SOPD3	
SOPD4	
SOPD5	
SOPD6	
SOPD7	

Address: 1Bh Read	Send (Sout) Peak Detect Register 2 (SOPD2)
Power Up Reset 00h	
SOPD8	See Above description
SOPD9	
SOPD10	
SOPD11	
SOPD12	
SOPD13	
SOPD14	
SOPD15	

Address: 3Ch R/W	Acoustic Echo Celler Adaptation Speed Register 1 (A_AS1)									
Power Up Reset 00h	7	6	5	4	3	2	1	0	MSB	LSB
A_AS ₀	A_AS ₇	A_AS ₆	A_AS ₅	A_AS ₄	A_AS ₃	A_AS ₂	A_AS ₁	A_AS ₀		
A_AS ₁	This register allows the user to program control the adaptation speed of the Acoustic Echo Celler. This register value changes dynamically when the 'ASC-' bit in the Acoustic Echo Celler Control Register is low. The 'ASC-' bit must be 1 when this register is under user control. The valid range is from 0000h to 7FFFh. The high byte is in Register 2 and the low byte is in Register 1. Smaller values correspond to slower adaptation speed.									
A_AS ₂										
A_AS ₃										
A_AS ₄										
A_AS ₅										
A_AS ₆										
A_AS ₇										
Address: 3Dh R/W	Acoustic Echo Celler Adaptation Speed Register 2 (A_AS2)									
Power Up Reset 10h	7	6	5	4	3	2	1	0	MSB	LSB
A_AS ₈	A_AS ₁₅	A_AS ₁₄	A_AS ₁₃	A_AS ₁₂	A_AS ₁₁	A_AS ₁₀	A_AS ₉	A_AS ₈		
A_AS ₉	See Above description									
A_AS ₁₀										
A_AS ₁₁										
A_AS ₁₂										
A_AS ₁₃										
A_AS ₁₄										
A_AS ₁₅										
Address: 1Ch R/W	Line Echo Celler Adaptation Speed Register 1 (L_AS1)									
Power Up Reset 00h	7	6	5	4	3	2	1	0	MSB	LSB
L_AS ₀	L_AS ₇	L_AS ₆	L_AS ₅	L_AS ₄	L_AS ₃	L_AS ₂	L_AS ₁	L_AS ₀		
L_AS ₁	This register allows the user to program control the adaptation speed of the Line Echo Celler. This register value changes dynamically when the 'ASC-' bit in the Acoustic Echo Celler Control Register is low. The 'ASC-' bit must be 1 when this register is under user control. The valid range is from 0000h to 7FFFh. The high byte is in Register 2 and the low byte is in Register 1. Smaller values correspond to slower adaptation speed.									
L_AS ₂										
L_AS ₃										
L_AS ₄										
L_AS ₅										
L_AS ₆										
L_AS ₇										

Address: 1Dh Read	Line Echo Canceller Adaptation Speed Register 2 (L_AS2)								
Power Up Reset 08h	7	6	5	4	3	2	1	0	LSB
L_AS ₈	L_AS ₁₅	L_AS ₁₄	L_AS ₁₃	L_AS ₁₂	L_AS ₁₁	L_AS ₁₀	L_AS ₉	L_AS ₈	
L_AS ₉	See Above description								
L_AS ₁₀									
L_AS ₁₁									
L_AS ₁₂									
L_AS ₁₃									
L_AS ₁₄									
L_AS ₁₅									

Address: 24h R/W	Rout Limiter Register 1 (RL1)								
Power Up Reset 80h	7	6	5	4	3	2	1	0	LSB
-	L ₀	-	-	-	-	-	-	-	
-	RESERVED								
-									
-									
-									
-									
-									
L ₀	This bit is used in conjunction with Rout Limiter Register 2. (See description below.)								




Address: 25h R/W	Rout Limiter Register 2 (RL2)								
Power Up Reset 3Eh	7	6	5	4	3	2	1	0	LSB
L ₁	L ₈	L ₇	L ₆	L ₅	L ₄	L ₃	L ₂	L ₁	
L ₂	In conjunction with bit 7 (L ₀) of the above (RL1) register, this register (RL2) allows the user to program the output Limiter threshold value in the Rout path. Default value is (1f40)h which is equal to 3.14 dBmo Maximum value is (7FC0)h = 15 dBmo Minimum value is (0040)h = -38 dBmo								
L ₃									
L ₄									
L ₅									
L ₆									
L ₇									
L ₈									

Address: 26h R/W	Sout Limiter Register (SL)																
Power Up Reset 3Dh	7	L ₄	6	L ₃	5	L ₂	4	L ₁	3	L ₀	2	-	1	-	0	-	LSB
-	RESERVED																
L ₀	This register allows the user to program the output Limiter threshold value in the Rout path Default value is (1f40)h which is equal to 3.14 dBmo Maximum value is (7F40)h																
L ₁																	
L ₂																	
L ₃																	
L ₄																	

Address: 03h Read	Firmware Revision Code Register (FRC)																
Power Up Reset 00h	7	FRC ₂	6	FRC ₁	5	FRC ₀	4	-	3	-	2	-	1	-	0	-	LSB
-	RESERVED																
FRC ₀	Revision code of the firmware program currently being run (default=rom=00).																
FRC ₁																	
FRC ₂																	

Address: 3fh R / W	Bootload RAM Control Register (BRC)																
Power Up Reset 00h	7	-	6	-	5	-	4	-	3	RAM_ROMb	2	BOOT	1	-	0	-	LSB
C ₀	RESERVED. Must be set to zero.																
C ₁	RESERVED. Must be set to zero.																
C ₂	BOOT bit. When high, puts device in bootload mode. When low, bootload is disabled.																
C ₃	RAM_ROMb bit. When high, device executes from RAM. When low, device executes from ROM.																
-	RESERVED																
-	RESERVED																
-	RESERVED																

Address: 07h Read	Bootload RAM Signature Register (SIG)																	
Power Up Reset FFh	7	SIG ₇	6	SIG ₆	5	SIG ₅	4	SIG ₄	3	SIG ₃	2	SIG ₂	1	SIG ₁	0	SIG ₀	MSB	LSB
SIG ₇	<p>This register provides the signature of the bootloaded data to verify error-free delivery into the device. Note: this register is only accessible if BOOT bit is high (bootload mode enabled) in the above BRC register. While bootload is disabled, the register value is held constant at its reset seed value of FFh.</p>																	
SIG ₆																		
SIG ₅																		
SIG ₄																		
SIG ₃																		
SIG ₂																		
SIG ₁																		
SIG ₀																		



Symbol	Altern. Dimensions in inches		Control Dimensions in millimetres	
	MIN	MAX	MIN	MAX
A	0.096	0.104	2.44	2.64
A1	0.004	0.012	0.10	0.30
D	0.598	0.612	15.20	15.40
E1	0.291	0.299	7.40	7.60
E	0.398	0.414	10.11	10.51
L	0.016	0.050	0.40	1.27
e	0.0315	BSC.	0.80	BSC.
b	0.011	0.020	0.28	0.51
c	0.009	0.013	0.23	0.32
θ	0°	8°	0°	8°
h	0.018	0.0216	0.45	0.55
Pin features				
N	36			
NON JEDEC STANDARD DRAWING				

Notes:

1. The chamfer on the body is optional. If it is not present, a visual index feature, e.g. a dot, must be located at pin 1 position.
2. Controlling dimensions are in millimeters
3. D & E1 do not include mould flash or protrusion. But do include mold mismatch.
4. Dimension E1 does not include inter-lead flash or protrusion.
5. Dimension b does not include dambar protrusion/intrusion.
6. Not to Scale

© Zarlink Semiconductor 2003 All rights reserved.

ISSUE	1			
ACN				
DATE	09-02-04			
APPRD.				



Previous package codes

Q

Package Code DG

Package Outline for 36 lead QSOP, 300 mil (7.5mm) Body width

103461



**For more information about all Zarlink products
visit our Web Site at
www.zarlink.com**

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. trading as Zarlink Semiconductor or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I²C components conveys a licence under the Philips I²C Patent rights to use these components in and I²C System, provided that the system conforms to the I²C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE
