

9347963 UNITRODE CORP

92D 10554 D

POWER MOSFET TRANSISTORS

400 Volt, 1.8 Ohm
N-Channel

2N6791
2N6792

T-39-09

FEATURES

- Fast Switching
- Low Drive Current
- Ease of Paralleling
- No Second Breakdown
- Excellent Temperature Stability

DESCRIPTION


The Unitrode power MOSFET design utilizes the most advanced technology available. This efficient design achieves a very low $R_{DS(on)}$ and a high transconductance.

The Unitrode power MOSFET features all of the advantages of MOS technology such as voltage control, freedom from second breakdown, very fast switching speeds, and thermal stability.



These power MOSFETS are ideally suited for many high-speed, high-power switching applications such as switching power supplies, motor controls, and wide-band and audio amplifiers.

PRODUCT SUMMARY

Part Number	V_{DS}	$R_{DS(on)}$	I_D
2N6791	350V	1.8Ω	2.0A
2N6792	400V	1.8Ω	2.0A



MECHANICAL SPECIFICATIONS



9347963 UNITRODE CORP

92D 10555 D

2N6791 2N6792


T-39-09

ABSOLUTE MAXIMUM RATINGS

Parameter	2N6791	2N6792	Units
V _{DS} Drain - Source Voltage ①	350*	400*	V
V _{DGR} Drain - Gate Voltage (R _{GS} = 1MΩ) ①	350*	400*	V
I _D @ T _C = 25°C Continuous Drain Current	2.0*	2.0*	A
I _{DM} Pulsed Drain Current ③	10	10	A
V _{GS} Gate - Source Voltage	±20*		V
P _D @ T _C = 25°C Max. Power Dissipation	20* (See Fig. 14)		W
Linear Derating Factor	0.16* (See Fig. 14)		W/K
I _{LM} Inductive Current, Clamped	10	(See Fig. 15 and 16) L = 100μH 10	A
T _J Operating Junction and Storage Temperature Range	-55 to 150		°C
T _{stg} Lead Temperature	300(0.063 in. (1.6mm) from case for 10s)		°C

2

ELECTRICAL CHARACTERISTICS @ T_C = 25°C (Unless otherwise specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions	
BV _{DSS} Drain - Source Breakdown Voltage	2N6791	350*	—	—	V	V _{GS} = 0V I _D = 1.0mA	
	2N6792	400*	—	—	V		
V _{GS(th)} Gate Threshold Voltage	ALL	2.0*	—	4.0*	V	V _{DS} = V _{GS} , I _D = 1.0mA	
I _{GSS} Gate-Source Leakage Forward	ALL	—	—	100*	nA	V _{GS} = 20V	
I _{GSS} Gate-Source Leakage Reverse	ALL	—	—	-100*	nA	V _{GS} = -20V	
I _{OSS} Zero Gate Voltage Drain Current	ALL	—	—	1.0*	mA	V _{DS} = Max. Rating, V _{GS} = 0V	
		—	—	4.0*	mA	V _{DS} = Max. Rating, V _{GS} = 0V, T _C = 125°C	
I _{D(on)} On-State Drain Current ②	ALL	2.0	—	—	A	V _{DS} > I _{D(on)} × R _{DSton} max., V _{GS} = 10V	
R _{DSton} Static Drain-Source On-State Resistance ②	ALL	—	—	1.8*	Ω	V _{GS} = 10V, I _D = 1.25A	
R _{DSton} Static Drain-Source On-State Resistance ②	ALL	—	—	4.0*	Ω	V _{GS} = 10V, I _D = 1.25A, T _C = 125°C	
V _{DSton} On-State Drain-Source Voltage ②	ALL	—	—	3.6*	V	V _{GS} = 10V, I _D = 2.0A	
g _{fs} Forward Transconductance ②	ALL	1.0*	—	3.0*	S(U)	V _{DS} = 15V, I _D = 1.25A	
C _{iss} Input Capacitance	ALL	200*	—	600*	pF	V _{GS} = 0V, V _{DS} = 25V, f = 1.0MHz See Fig. 10	
C _{oss} Output Capacitance	ALL	40*	—	200*	pF		
C _{ras} Reverse Transfer Capacitance	ALL	5*	—	40*	pF		
t _{d(on)} Turn-On Delay Time	ALL	—	—	40*	ns	V _{DD} = 35V, I _D = 1.25A, Z ₀ = 50Ω See Fig. 17 (MOSFET switching times are essentially independent of operating temperature.)	
T _r Rise Time	ALL	—	—	35*	ns		
t _{d(off)} Turn-Off Delay Time	ALL	—	—	60*	ns		
t _f Fall Time	ALL	—	—	35*	ns		
Q _g Total Gate Charge (Gate-Source Plus Gate-Drain)	ALL	—	12	15	nC	V _{GS} = 10V, I _D = 5.0A, V _{DS} = 0.8 Max. Rating. See Fig. 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	
Q _{gs} Gate-Source Charge	ALL	—	6.0	—	nC		
Q _{gd} Gate-Drain ("Miller") Charge	ALL	—	6.0	—	nC		
L _D Internal Drain Inductance	ALL	—	5.0	—	nH	Measured from the drain lead, 5mm (0.2 in.) from header to center of die.	Modified MOSFET symbol showing the internal device inductances. 
L _S Internal Source Inductance	ALL	—	15	—	nH	Measured from the source lead, 5mm (0.2 in.) from header to source bonding pad.	

THERMAL RESISTANCE

Parameter	Type	Min.	Typ.	Max.	Units	Notes
R _{thJC} Junction-to-Case	ALL	—	—	6.25*	K/W	
R _{thJA} Junction-to-Ambient	ALL	—	—	175	K/W	Free Air Operation

*Indicates JEDEC registered values.

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

T-39-09

I_S	Continuous Source Current (Body Diode)	ALL	—	—	20*	A	Modified MOSFET symbol showing the Integral reverse P-N junction rectifier.
I_{SM}	Pulse Source Current (Body Diode) ③	ALL	—	—	10	A	
V_{SD}	Diode Forward Voltage ②	ALL	0.6*	—	1.4*	V	$T_C = 25^\circ\text{C}, I_S = 2.0\text{A}, V_{GS} = 0\text{V}$
t_{rr}	Reverse Recovery Time	ALL	—	450	—	ns	$T_J = 150^\circ\text{C}, I_F = 2.0\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$
Q_{rr}	Reverse Recovered Charge	ALL	—	3.1	—	μC	$T_J = 150^\circ\text{C}, I_F = 2.0\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$
t_{on}	Forward Turn-on Time	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.				

① $T_J = 25^\circ$ to 150°C .

② Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.

③ Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Fig. 5).

*Indicates JEDEC registered values.

Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Forward Bias Safe Operating Area





Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration



2

Fig. 6 - Typical Transconductance Vs. Drain Current




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Breakdown Voltage Vs. Temperature




Fig. 9 - Normalized On-Resistance Vs. Temperature




Fig. 10 - Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 - Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 12 - Typical On-Resistance Vs. Drain Current




Fig. 13 - Maximum Drain Current Vs. Case Temperature





Fig. 14 - Power Vs. Temperature Derating Curve



9347963 UNITRODE CORP

92D 10559 D

2N6791 2N6792

T-39-09

2

Fig. 15 - Clamped Inductive Test Circuit




Fig. 16 - Clamped Inductive Waveforms




Fig. 17 - Switching Time Test Circuit




Fig. 18 - Gate Charge Test Circuit

