

# PECL\* to TTL Translator (+5 Vdc Power Supply Only)

The MC10H350 is a member of Motorola's 10H family of high performance ECL logic. It consists of 4 translators with differential inputs and TTL outputs. The 3-state outputs can be disabled by applying a HIGH TTL logic level on the common OE input.

The MC10H350 is designed to be used primarily in systems incorporating both ECL and TTL logic operating off a common power supply. The separate  $V_{CC}$  power pins are not connected internally and thus isolate the noisy TTL  $V_{CC}$  runs from the relatively quiet ECL  $V_{CC}$  runs on the printed circuit board. The differential inputs allow the H350 to be used as an inverting or noninverting translator, or a differential line receiver. The H350 can also drive CMOS with the addition of a pullup resistor.

- Propagation Delay, 3.5 ns Typical
- MECL 10K-Compatible

### MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply ( $V_{EE} = \text{Gnd}$ )	$V_{CC}$	7.0	Vdc
Operating Temperature Range	$T_A$	0 to +75	°C
Storage Temperature Range — Plastic — Ceramic	$T_{stg}$	-55 to +150 -55 to +165	°C

### ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5.0 \text{ V} \pm 5\%$ ) (See Note 1)

Characteristic	Symbol	$T_A = 0^\circ\text{C to } 75^\circ\text{C}$		Unit
		Min	Max	
Power Supply Current	TTL ECL	$I_{CC}$	— 20	mA
Input Current High	Pin 9 Others	$I_{IH}$ $I_{INH}$	— 20 50	$\mu\text{A}$
Input Current Low	Pin 9 Others	$I_{IL}$ $I_{INL}$	— -0.6 50	mA $\mu\text{A}$
Input Voltage High	Pin 9	$V_{IH}$	2.0	Vdc
Input Voltage Low	Pin 9	$V_{IL}$	0.8	Vdc
Differential Input Voltage (1)	Pins 3-6, 11-14 (1)	$V_{DIFF}$	350	mV
Voltage Common Mode	Pins 3-6, 11-14	$V_{CM}$	2.8	$V_{CC}$ Vdc
Output Voltage High $I_{OH} = 3.0 \text{ mA}$		$V_{OH}$	2.7	Vdc
Output Voltage Low $I_{OL} = 20 \text{ mA}$		$V_{OL}$	0.5	Vdc
Short Circuit Current $V_{OUT} = 0 \text{ V}$		$I_{OS}$	-60	-150 mA
Output Disable Current High $V_{OUT} = 2.7 \text{ V}$		$I_{OZH}$	—	50 $\mu\text{A}$
Output Disable Current Low $V_{OUT} = 0.5 \text{ V}$		$I_{OZL}$	—	-50 $\mu\text{A}$

- (1) Common mode input voltage to pins 3-4, 5-6, 11-12, 13-14 must be between the values of 2.8 V and 5.0 V. This common mode input voltage range includes the differential input swing.
- (2) For single ended use, apply 3.75 V ( $V_{PP}$ ) to either input depending on output polarity required. Signal level range to other input is 3.3 V to 4.2 V.
- (3) Any unused gates should have the inverting inputs tied to  $V_{CC}$  and the non-inverting inputs tied to ground to prevent output glitching.
- (4) 1.0 V to 2.0 V w/50 pF into 500 ohms.

\*Positive Emitter Coupled Logic

## MC10H350



**L SUFFIX**  
CERAMIC PACKAGE  
CASE 620-10




**P SUFFIX**  
PLASTIC PACKAGE  
CASE 648-08




**FN SUFFIX**  
PLCC  
CASE 775-02

### LOGIC DIAGRAM



$V_{CC} (+5.0 \text{ VDC}) = \text{PINS 1 AND 16}$   
 $\text{GND} = \text{PIN 8}$

### DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package.  
For PLCC pin assignment, see the Pin Conversion  
Tables on page 6-11.


2



**ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5.0\text{ V} \pm 5\%$ ) (See Notes 1 & 4)


Characteristic	Symbol	$T_A = 0^\circ\text{C to } 75^\circ\text{C}$		Unit
		Min	Max	
<b>AC PARAMETERS</b> ( $C_L = 50\text{ pF}$ ) ( $V_{CC} = 5.0 \pm 5\%$ ) ( $T_A = 0^\circ\text{C to } 75^\circ\text{C}$ )				
Propagation Delay Data	$t_{pd}$	1.5	5.0	ns
Rise Time	$t_r$	0.3	1.6	ns
Fall Time	$t_f$	0.3	1.6	ns
Output Disable Time	$t_{pdLZ}$	2.0	6.0	ns
	$t_{pdHZ}$	2.0	6.0	
Output Enable Time	$t_{pdZL}$	2.0	8.0	ns
	$t_{pdZH}$	2.0	8.0	

**3-STATE SWITCHING WAVEFORMS**



2

**TEST LOAD**



\*INCLUDES JIG AND PROBE CAPACITANCE

Application Note: Pin 9 is an  $\overline{OE}$  and the 10H350 is disabled when  $\overline{OE}$  is at  $V_{IH}$  or higher.