

TMC2330

CMOS Coordinate Transformer

16 x 16 Bit, 25 MOPS

Description

The TMC2330 VLSI circuit converts bidirectionally between Cartesian (real and imaginary) and Polar (magnitude and phase) coordinates at up to 25 MOPS (Million Operations Per Second).

In its Rectangular-to-Polar mode, the TMC2330 can extract phase and magnitude information or backward "map" from a rectangular raster display to a radial (e.g., range-and-azimuth) data set.

The Polar-to-Rectangular mode executes direct digital waveform synthesis and modulation. With its 32-bit phase accumulator, the chip can generate and frequency or phase-modulate quadrature sinusoidal waveforms with a frequency resolution of 0.006 Hz at a 25 MHz clock rate. The TMC2330 greatly simplifies real-time image-space conversion between the radially-generated image scan data found in radar, sonar, and medical imaging systems, and raster-oriented display formats.

All input and output data ports are registered, and a new transformed data word pair is available at the output every 40 ns. The user-configurable phase accumulator structure, input clock enables, and asynchronous three-state output bus enables simplify interfacing. All signals are TTL compatible.

Fabricated in Raytheon Semiconductor's OMICRON-CTM one-micron CMOS process, the TMC2330 operates at up to the 25 MHz maximum clock rate over the full commercial (0 to 70°C) temperature and supply voltage ranges, and is available in a low-cost 120-pin plastic pin grid array package. The MIL-STD-883C version, the TMC2330L5V, is housed in a ceramic chip carrier and is specified over the full extended (-55 to 125°C) case temperature range.

Features


- ◆ Rectangular-to-Polar or Polar-to-Rectangular conversion at guaranteed 25 MOPS pipelined throughput rate
- ◆ Polar data: 16-bit magnitude, 32-bit input/16-bit output phase

- ◆ 16-bit user-selectable two's complement or sign-and-magnitude rectangular data formats
- ◆ Input register clock enables and asynchronous output enables simplify interfacing
- ◆ User-configurable phase accumulator for waveform synthesis and amplitude, frequency, or phase modulation
- ◆ Magnitude output data overflow flag (in Polar-to-Rectangular mode)
- ◆ Low power consumption CMOS process
- ◆ Single +5V power supply
- ◆ Available in a 120-pin plastic pin grid array package
- ◆ Available in a 132-leaded CERQUAD

Applications

- ◆ Scan conversion (phased array to raster)
- ◆ Vector magnitude estimation
- ◆ Range and bearing derivation
- ◆ Spectral analysis
- ◆ Digital waveform synthesis, including quadrature functions
- ◆ Digital modulation and demodulation

TMC2330 Logic Symbol



RAYTHEON/ SEMICONDUCTOR

General Information (cont.)

frequency or phase modulation, as determined by the input register clock enable ENYP_{1,0} and accumulator control word ACC_{1,0}. The 16 MSBs (Most Significant Bits) of phase data are used in the transformation itself.

Signal Definitions**Power**

V_{DD}, GND The TMC2330 operates from a single +5V supply. All power and ground pins must be connected.

Clock

CLK The TMC2330 operates from a single clock. All enabled registers are strobed on the rising edge of CLK, which is the reference for all timing specifications.

Inputs/Outputs

XRIN₁₅₋₀ XRIN₁₅₋₀ is the registered Cartesian X-coordinate or Polar Magnitude (Radius) 16-bit input data port. XRIN₁₅ is the MSB.

YPIN₃₁₋₀ YPIN₃₁₋₀ is the registered Cartesian Y-coordinate or Polar Phase angle 32-bit input data port. The input phase accumulators are fed through this port in conjunction with the input enable select ENYP_{1,0}. When RTP is HIGH (Rectangular-To-Polar), the input accumulators are normally not used. The 16 MSBs of YPIN are the input port, and the lower 16 bits become "don't cares" if ACC=00. YPIN₃₁ is the MSB.

RXOUT₁₅₋₀ RXOUT₁₅₋₀ is the registered Polar Magnitude (Radius) or X-coordinate 16-bit output data port. This output is forced into the high-impedance state when \overline{OERX} =HIGH. RXOUT₁₅ is the MSB.

PYOUT₁₅₋₀ PYOUT₁₅₋₀ is the registered Polar Phase angle or Cartesian Y-coordinate 16-bit output data port. This output is forced to the high-impedance state when \overline{OEPY} =HIGH. PYOUT₁₅ is the MSB.

Controls

ENXR The value presented to the input port XRIN is latched into the input registers on the

current clock when ENXR is HIGH. When ENXR is LOW, the value stored in the register remains unchanged.

ENYP_{1,0} The value presented to the YPIN input port is latched into the phase accumulator input registers on the current clock, as determined by the control inputs ENYP_{1,0}, as shown below:

ENYP _{1,0}	Instruction
00	No registers enabled, current data held
01	M register input enabled, C data held
10	C register input enabled, M data held
11	M register set to 0, C register input enabled

where C is the Carrier register and M is the Modulation register, and 0=LOW, 1=HIGH. See the *Functional Block Diagram*.

RTP This registered input selects the current transformation mode of the device. When RTP is HIGH, the TMC2330 executes a Rectangular-To-Polar conversion. When RTP is LOW, a Polar-To-Rectangular conversion will be performed. The input and output ports are then configured to handle data in the appropriate coordinate system. This is a static input. See the *Timing Diagram*.

ACC_{1,0} In applications utilizing the TMC2330 to perform waveform synthesis and modulation in the Polar-To-Rectangular mode (RTP=LOW), the user determines the internal phase Accumulator structure implemented on the next clock by setting the accumulator control word ACC_{1,0}, as shown below:

ACC _{1,0}	Configuration
00	No accumulation performed
01	PM accumulator path enabled
10	FM accumulator path enabled
11	(Nonsensical) logical OR of PM and FM

where 0=LOW, 1=HIGH. See the *Functional Block Diagram*.

The accumulator will roll over correctly when full-scale is exceeded, allowing the user to perform continuous phase accumulation through 2π radians, or 360 degrees.

Controls (cont.)

ACC_{1,0} (cont.) Note that the accumulators will also function when RTP=HIGH (Rectangular-To-Polar), which is useful when performing backward mapping from Cartesian to polar coordinates. However, most applications will require that ACC_{1,0} be set to 00 to avoid accumulating the Cartesian Y input data.

TCXY The format select control sets the numeric format of the Rectangular data, whether input (RTP=HIGH) or output (RTP=LOW). This control indicates two's complement format when TCXY=HIGH, and sign-and-magnitude when LOW. This is a static input. See the *Timing Diagram*.

OVF

When RTP=LOW (Polar-To-Rectangular), the Overflow Flag will go HIGH on the clock that the magnitude of either of the current Cartesian coordinate outputs exceeds the maximum range. It will return LOW on the clock that the Cartesian out-put value(s) return to full-scale or less. See the *Applications Discussion* section. Overflow is not possible in Rectangular-To-Polar mode (RTP=HIGH).

$\overline{\text{OERX}}$, $\overline{\text{OEPY}}$ Data in the output registers are available at the outputs of the device when the respective asynchronous Output Enables are LOW. When $\overline{\text{OERX}}$ or $\overline{\text{OEPY}}$ is HIGH, the respective output port(s) is in the high-impedance state.

Package Interconnections

Signal Type	Signal Name	Function	H5 Package Pins	L5 Package Pins
Power	V _{DD}	Supply Voltage	C3, E3, H3, L4, L6, L8, L11, F11, E11, C11, C8, C6	1, 9, 21, 37, 45, 53, 67, 87, 91, 99, 112, 120
	GND	Ground	D3, E2, F2, G3, K3, L3, L7, K11, J11, G11, E12, D11, C10, C9, C7, C5, C4	5, 11, 14, 17, 29, 33, 49, 75, 83, 89, 95, 104, 108, 116, 124, 129
Clock	CLK	System Clock	F3	13
Inputs	XRIN ₁₅₋₀	X or Radius Data	F12, F13, G13, G12, H13, H12, H11, J13, J12, K13, K12, L13, L12, M13, M12, N13	86, 85, 84, 82, 81, 80, 79, 78, 77, 76, 74, 73, 71, 69, 68, 66
	YPIN ₃₁₋₀	Y or Phase Data	L10, N12, N11, M10, L9, N10, M9, N9, M8, N8, N7, M7, N6, M6, N5, M5, N4, L5, M4, N3, M3, N2, M2, N1, L2, M1, L1, K2, J3, K1, J2, J1	61, 60, 59, 58, 57, 56, 55, 54, 52, 51, 50, 48, 47, 46, 44, 43, 42, 41, 40, 39, 38, 36, 34, 31, 30, 28, 27, 26, 25, 24, 23, 22
Outputs	RXOUT ₁₅₋₀	Radius or X Data	D13, D12, C13, B13, C12, A13, B12, A12, B11, A11, B10, A10, B9, A9, B8, A8	90, 92, 93, 94, 96, 97, 100, 102, 105, 106, 107, 109, 110, 111, 113, 114
	PYOUT ₁₅₋₀	Phase or Y Data	A7, A6, B6, A5, B5, A4, B4, A3, A2, B3, A1, B2, B1, C2, C1, D2	117, 118, 119, 121, 122, 123, 125, 126, 127, 130, 132, 3, 4, 6, 7, 8
Controls	ENXR	X or Radius In Enable	M11	63
	ENYP _{1,0}	Y or Phase In Enable	G1, G2	18, 16
	RTP	Conversion Select	E1	12
	ACC _{1,0}	Accumulate Control	H2, H1	20, 19
	TCXY	Cartesian Data Format	F1	15
	$\overline{\text{OERX}}$	Radius or X Out Enable	E13	88
	$\overline{\text{OEPY}}$	Phase or Y Out Enable	D1	10
Flags	OVF	Overflow Flag	B7	115
No Connect	NC	No Connect Pins	-	2, 32, 35, 62, 64, 65, 72, 98, 101, 103, 128, 131
		Index Pin	D4	-

Static Control Inputs

The controls RTP and TCXY determine the transformation mode and the assumed numeric format of the Rectangular data. The user must exercise caution when changing either of these controls, as the new trans-

formed results will not be seen the at the outputs until the entire internal pipe (22 clocks) has been flushed. Thus, these controls are considered static.

Table 1. Data Input/Output Formats – Integer Format

Port	RTP	TCXY	Bit #								Format		
			31	30	29	...	16	15	14	...		0	
XRIN	0	X							2 ¹⁵	2 ¹⁴	...	2 ⁰	U
XRIN	1	0							NS	2 ¹⁴	...	2 ⁰	S
XRIN	1	1							-2 ¹⁵	2 ¹⁴	...	2 ⁰	T
YPIN	0	X	±2 ⁰	2 ⁻¹	2 ⁻²	...	2 ⁻¹⁵	2 ⁻¹⁶	2 ⁻¹⁷	...	2 ⁻³¹	(xπ)T/U	
YPIN	1	0	NS	2 ¹⁴	2 ¹³	...	2 ⁰						S
YPIN	1	1	-2 ¹⁵	2 ¹⁴	2 ¹³	...	2 ⁰						T
RXOUT	0	0							NS	2 ¹⁴	...	2 ⁰	S
RXOUT	0	1							-2 ¹⁵	2 ¹⁴	...	2 ⁰	T
RXOUT	1	X							2 ¹⁵	2 ¹⁴	...	2 ⁰	U
PYOUT	0	0							NS	2 ¹⁴	...	2 ⁰	S
PYOUT	0	1							-2 ¹⁵	2 ¹⁴	...	2 ⁰	T
PYOUT	1	X							±2 ⁰	2 ⁻¹	...	2 ⁻¹⁵	(xπ)T/U

Table 2. Data Input/Output Formats – Fractional Format

Port	RTP	TCXY	Bit #								Format		
			31	30	29	...	16	15	14	...		0	
XRIN	0	X							2 ⁰	2 ⁻¹	...	2 ⁻¹⁵	U
XRIN	1	0							NS.	2 ⁻¹	...	2 ⁻¹⁵	S
XRIN	1	1							-2 ⁰	2 ⁻¹	...	2 ⁻¹⁵	T
YPIN	0	X	±2 ⁰	2 ⁻¹	2 ⁻²	...	2 ⁻¹⁵	2 ⁻¹⁶	2 ⁻¹⁷	...	2 ⁻³¹	(xπ)T/U	
YPIN	1	0	NS.	2 ⁻¹	2 ⁻²	...	2 ⁻¹⁵						S
YPIN	1	1	-2 ⁰	2 ⁻¹	2 ⁻²	...	2 ⁻¹⁵						T
RXOUT	0	0							NS.	2 ⁻¹	...	2 ⁻¹⁵	S
RXOUT	0	1							-2 ⁰	2 ⁻¹	...	2 ⁻¹⁵	T
RXOUT	1	X							2 ⁰	2 ⁻¹	...	2 ⁻¹⁵	U
PYOUT	0	0							NS.	2 ⁻¹	...	2 ⁻¹⁵	S
PYOUT	0	1							-2 ⁰	2 ⁻¹	...	2 ⁻¹⁵	T
PYOUT	1	X							±2 ⁰	2 ⁻¹	...	2 ⁻¹⁵	(xπ)T/U

- Notes:
1. -2¹⁵ denotes two's complement sign bit.
 2. NS denotes negative sign, i.e., '1' negates the number.
 3. ±2⁰ denotes two's complement sign or highest magnitude bit – since phase angles are modulo 2π and phase accumulator is modulo 2³², this bit may be regarded as +π or -π.
 4. All phase angles are in terms of π radians, hence notation "xπ".
 5. If ACC=00, YPIN (15-0) are "don't cares."

6. Formats:
- T=Two's Complement
 - S=Signed Magnitude
 - U=Unsigned

HEX	U	T	S
FFFF	65535	-1	-32767
--	--	--	--
8001	32769	-32767	-1
8000	32768	-32768	0
7FFF	32767	32767	32767
--	--	--	--
0001	1	1	1
0000	0	0	0

Figure 1. Timing Diagram – No Accumulation





Figure 2. Timing Diagram – Phase Modulation



- Notes: 1. \overline{OERX} , \overline{OEPY} = LOW.
 2. Carrier C and amplitude R loaded on CLK 0.
 3. Modulation values I, J, K, L, ... loaded on CLK 1, CLK 2, etc.
 4. Output corresponding to modulation loaded at CLK i emerged t_{DO} after CLK i + 21.
 5. To modulate amplitude, vary XRIN with ENXR = 1.

21264A

RAYTHEON/ SEMICONDUCTOR

Figure 3. Equivalent Input Circuit




Figure 4. Equivalent Output Circuit





Figure 5. Transition Levels for Three-State Measurements



Absolute maximum ratings (beyond which the device may be damaged) ¹

Supply Voltage	-0.5 to +7.0V
Input Voltage	-0.5 to (V _{DD} +0.5)V
Output Voltage	
Applied voltage	-0.5 to (V _{DD} +0.5)V ²
Forced current	-6.0 to 6.0mA ^{3,4}
Short-circuit duration (single output in HIGH state to ground)	1 Second
Temperature	
Operating, case	-60 to +130°C
junction	175°C
Lead, soldering (10 seconds)	300°C
Storage	-65 to +150°C

- Notes:
1. Absolute maximum ratings are limiting values applied individually while all other parameters are within specified operating conditions. Functional operation under any of these conditions is NOT implied.
 2. Applied voltage must be current limited to specified range, and measured with respect to GND.
 3. Forcing voltage must be limited to specified range.
 4. Current is specified as conventional current flowing into the device.

Operating conditions

Parameter	Test Conditions	Temperature Range				Units
		Standard		Extended		
		Min	Max	Min	Max	
V _{DD} Supply Voltage		4.75	5.25	4.5	5.5	V
V _{IL} Input Voltage, Logic LOW			0.8		0.8	V
V _{IH} Input Voltage, Logic HIGH		2.0		2.0		V
I _{OL} Output Current, Logic LOW			8.0		8.0	mA
I _{OH} Output Current, Logic HIGH			-4.0		-4.0	mA
t _{CY} Cycle Time	V _{DD} = Min	50		55		ns
	TMC2330-1	40		45		ns
t _{PWL} Clock Pulse Width, LOW	V _{DD} = Min	10		11		ns
	TMC2330-1	8		8		ns
t _{PWH} Clock Pulse Width, HIGH	V _{DD} = Min	8		8		ns
	TMC2330-1	6		6		ns
t _S Input Setup Time		12		13		ns
	TMC2330-1	10		11		ns
t _H Input Hold Time		1		2		ns
	TMC2330-1	1		2		ns
T _A Ambient Temperature, Still Air		0	70			°C
T _C Case Temperature				-55	125	°C

Electrical characteristics within specified operating conditions ¹

Parameter	Test Conditions	Temperature Range				Units
		Standard		Extended		
		Min	Max	Min	Max	
I _{DDQ} Supply Current, Quiescent	V _{DD} = Max, V _{IN} = 0V		10		10	mA
I _{DDU} Supply Current, Unloaded	V _{DD} = Max, f = 20MHz OERX and OEPY = V _{DD}		160		160	mA
I _{IL} Input Current, Logic LOW	V _{DD} = Max, V _{IN} = 0V		-10		-10	μA
I _{IH} Input Current, Logic HIGH	V _{DD} = Max, V _{IN} = V _{DD}		10		10	μA
V _{OL} Output Voltage, Logic LOW	V _{DD} = Min, I _{OL} = Max		0.4		0.4	V
V _{OH} Output Voltage, Logic HIGH	V _{DD} = Min, I _{OH} = Max	2.4		2.4		V
I _{OZL} Hi-Z Output Leakage Current, Output LOW	V _{DD} = Max, V _{IN} = 0V		-40		-40	μA
I _{OZH} Hi-Z Output Leakage Current, Output HIGH	V _{DD} = Max, V _{IN} = V _{DD}		40		40	μA
I _{OS} Short-Circuit Output Current	V _{DD} = Max, Output HIGH, one pin to ground, one second duration max.	-20	-100	-20	-100	μA
C _I Input Capacitance	T _A = 25°C, f = 1MHz		10		10	pF
C _O Output Capacitance	T _A = 25°C, f = 1MHz		10		10	pF

Note: 1. Actual test conditions may vary from those shown, but specified operation is guaranteed.

RAYTHEON/ SEMICONDUCTOR

Switching characteristics within specified operating conditions

Parameter	Test Conditions	Temperature Range				Units
		Standard		Extended		
		Min	Max	Min	Max	
t_D Output Delay	$V_{DD} = \text{Min}, C_{LOAD} = 40\text{pF}$		22		25	ns
	TMC2330-1		20		23	ns
t_{HO} Output Hold Time	$V_{DD} = \text{Max}, C_{LOAD} = 40\text{pF}$		4		4	ns
	TMC2330-1		4		4	ns
t_{ENA} Output Enable Delay	$V_{DD} = \text{Min}, C_{LOAD} = 40\text{pF}$		13		17	ns
	TMC2330-1		12		15	ns
t_{DIS} Output Disable Delay	$V_{DD} = \text{Min}, C_{LOAD} = 40\text{pF}$		14		14	ns
	TMC2330-1		13		13	ns

Applications Discussion

Numeric Overflow

Because the TMC2330 accommodates 16-bit unsigned radii and 16-bit signed Cartesian coordinates, Polar-To-Rectangular conversions can overflow for incoming radii greater than $32767 = 7FFFh$ and will overflow for all incoming radii greater than $46341 = B505h$. (In signed magnitude mode, a radius of $46340 = B504h$ will also overflow at all angles.) The regions of overflow and of correct conversion are illustrated in *Figure 6*.

In signed magnitude mode, overflows are circularly symmetrical — if a given radius overflows at an angle P , it will also overflow at the angles $\pi - P$, $\pi + P$, and $-P$. This is because $-X$ will overflow if and only if X overflows, and $-Y$ will overflow if and only if Y overflows.

In two's complement mode, the number system's asymmetry complicates the overflow conditions slightly. An input vector with an X component of $-32768 = 8000h$ will not overflow, whereas one with an X component of $+32768$ will. *Table 3* summarizes several simple cases of overflow and near-overflow.

Numeric Underflow

In $RTP = 1$ (Rectangular-To-Polar mode), if $XRIN = YPIN = 0$, the angle is undefined. Under these conditions, the TMC2330 will output the expected radius of 0 ($RXOUT = 0000$) and an angle of 1.744 radians ($PYOUT = 4707$). This angle is an artifact of the CORDIC algorithm and is not flagged as an error, since the angle of any 0 length vector is arbitrary.

Table 3a. X-Dimensional Marginal Overflows

TC YPIN	OV RXOUT	CORRECT X
0 0000 = 0	1 0000 = +0	+ 32768
0 8000 = π	1 8000 = -0	- 32768
1 0000 = 0	1 8000 = -32768	+ 32768
1 8000 = π	0 8000 = -32768	- 32768


In all cases, $RTP = 0$ (Polar-To-Rectangular mode) and $XRIN = 8000$ (incoming radius = 32768).

Table 3b. Maximal Overflow (Radius In = 65535)

TC YPIN	OV RXOUT	CORRECT X
0 0000 = 0	1 7FFF = +32767	+ 65535
0 8000 = π	1 FFFF = -32767	- 65535
1 0000 = 0	1 FFFF = -1	+ 65535
1 8000 = π	1 0001 = +1	- 65535

In all cases, $RTP = 0$ (Polar-To-Rectangular mode) and $XRIN = 7FFF$ (incoming radius = 65535, which will always overflow).

Figure 6. First Quadrant Coordinate Relationships




Performing Scan Conversion with the TMC2330

Medical Imaging Systems such as Ultrasound, MRI, and PET, and phased array Radar and Sonar systems generate radial-format coordinates (range or distance, and bearing) which must be converted into raster-scan format for further processing and display. Utilizing the TRW

TMC2301 Image Resampling Sequencer, a minimum chipcount Scan Converter can be implemented which utilizes the trigonometric translation performed by the TMC2330 to backwards-map from a Cartesian coordinate set into the Polar source image buffer address space.

Figure 7. Block Diagram of Scan Converter Circuit Utilizing TMC2330 and TMC2301 Image Resampling Sequencer



RAYTHEON/ SEMICONDUCTOR

As shown in *Figure 7*, the TMC2330 transforms the Cartesian source image addresses from the TMC2301 directly to vector distance and angle coordinates, while the TMC2301 writes the resulting resampled pixel values into the target memory in raster fashion. Note that the ability to perform this spatial transformation in either direction gives the user the freedom to process images in either coordinate space, with little restriction. Image manipulation such as zooms or tilts can easily be included in the transformation by programming the desired image manipulation into the TMC2301's transformation parameter registers.

Statistical Evaluation of Double Conversion

In this empirical test, 10,000 random Cartesian vectors were converted to and from polar format by the TMC2330. The resulting Cartesian pairs were then compared against the original ones. The unrestricted data base represents uniform sampling over a square bounded by $-32769 < x < 32768$ and $-32769 < y < 32768$.

The results of the 10,000-vector study were as follows:

Mean Error (X)	= +0.0052 LSB
Mean Error (Y)	= +0.0031 LSB
Mean Absolute Error (X)	= 0.662 LSB
Mean Absolute Error (Y)	= 0.664 LSB
Root Mean Square Error (X)	= 1.025 LSB
Root Mean Square Error (Y)	= 1.020 LSB
Max Error (X)	= +4/-5 LSB
Max Error (Y)	= +5/-4 LSB

Since this is a double conversion (rectangular to polar and back) which includes a wide variety of "good case" and "bad case" vectors, the chip should perform even better in many actual systems. Repeating the experiment and restricting the original data set to an annulus defined by $8196 < R < 32768$ reduced the mean square error to 0.89 LSB and the peak error to ± 4 LSB (x or y). These latter results are more germane to synthesizer, demodulator, and other applications in which the amplitude can be restricted to lie between quarter and full scale.

Ordering Information


Product Number	Temperature Range	Screening	Package	Package Marking
TMC2330H5C1	STD: $T_A = 0$ to 70°C	Commercial	121-Pin Plastic Pin Grid Array	2330H5C1
TMC2330H5C	STD: $T_A = 0$ to 70°C	Commercial	121-Pin Plastic Pin Grid Array	2330H5C
TMC2330L5V1	EXT: $T_C = -55^\circ\text{C}$ to 125°C	MIL-STD-883	132-Leaded CERQUAD	2330L5V1
TMC2330L5V	EXT: $T_C = -55^\circ\text{C}$ to 125°C	MIL-STD-883	132-Leaded CERQUAD	2330L5V
TMC2330G1V1	EXT: $T_C = -55^\circ\text{C}$ to 125°C	MIL-STD-883	120-Pin Ceramic PGA	2330G1V1
TMC2330G1V	EXT: $T_C = -55^\circ\text{C}$ to 125°C	MIL-STD-883	120-Pin Ceramic PGA	2330G1V

TMC2330

RAYTHEON/ SEMICONDUCTOR

Pin Assignments — 121-Pin Plastic Pin Grid Array, H5 Package; 120-Pin Ceramic PGA, G1 Package

Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
A1	PYOUT ₅	B3	PYOUT ₆	C5	GND	E1	RTP	G11	GND	K1	YPIN ₂	L10	YPIN ₃₁	M12	XRIN ₁
A2	PYOUT ₇	B4	PYOUT ₉	C6	V _{DD}	E2	GND	G12	XRIN ₁₂	K2	YPIN ₄	L11	V _{DD}	M13	XRIN ₂
A3	PYOUT ₈	B5	PYOUT ₁₁	C7	GND	E3	V _{DD}	G13	XRIN ₁₃	K3	GND	L12	XRIN ₃	N1	YPIN ₈
A4	PYOUT ₁₀	B6	PYOUT ₁₃	C8	V _{DD}	E11	V _{DD}	H1	ACC ₀	K11	GND	L13	XRIN ₄	N2	YPIN ₁₀
A5	PYOUT ₁₂	B7	OVF	C9	GND	E12	GND	H2	ACC ₁	K12	XRIN ₅	M1	YPIN ₆	N3	YPIN ₁₂
A6	PYOUT ₁₄	B8	RXOUT ₁	C10	GND	E13	TCXY	H3	V _{DD}	K13	XRIN ₆	M2	YPIN ₉	N4	YPIN ₁₅
A7	PYOUT ₁₅	B9	RXOUT ₃	C11	V _{DD}	F1	TCXY	H11	XRIN ₉	L1	YPIN ₅	M3	YPIN ₁₁	N5	YPIN ₁₇
A8	RXOUT ₀	B10	RXOUT ₅	C12	RXOUT ₁₁	F2	GND	H12	XRIN ₁₀	L2	YPIN ₇	M4	YPIN ₁₃	N6	YPIN ₁₉
A9	RXOUT ₂	B11	RXOUT ₇	C13	RXOUT ₁₃	F3	CLK	H13	XRIN ₁₁	L3	GND	M5	YPIN ₁₆	N7	YPIN ₂₁
A10	RXOUT ₄	B12	RXOUT ₉	D1	OE \overline{P} _Y	F11	V _{DD}	J1	YPIN ₀	L4	V _{DD}	M6	YPIN ₁₈	N8	YPIN ₂₂
A11	RXOUT ₆	B13	RXOUT ₁₂	D2	PYOUT ₀	F12	XRIN ₁₅	J2	YPIN ₁	L5	YPIN ₁₄	M7	YPIN ₂₀	N9	YPIN ₂₄
A12	RXOUT ₈	C1	PYOUT ₁	D3	GND	F13	XRIN ₁₄	J3	YPIN ₃	L6	V _{DD}	M8	YPIN ₂₃	N10	YPIN ₂₆
A13	RXOUT ₁₀	C2	PYOUT ₂	D11	GND	G1	ENY _{P1}	J11	GND	L7	GND	M9	YPIN ₂₅	N11	YPIN ₂₉
B1	PYOUT ₃	C3	V _{DD}	D12	RXOUT ₁₄	G2	ENY _{P0}	J12	XRIN ₇	L8	V _{DD}	M10	YPIN ₂₈	N12	YPIN ₃₀
B2	PYOUT ₄	C4	GND	D13	RXOUT ₁₅	G3	GND	J13	XRIN ₈	L9	YPIN ₂₇	M11	ENXR	N13	XRIN ₀




21041A

RAYTHEON/ SEMICONDUCTOR

Pin Assignments — 132 Leaded CERQUAD, L5 Package

Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	VDD	23	YPIN ₁	45	VDD	67	VDD	89	GND	111	RXOUT ₂
2	NC	24	YPIN ₂	46	YPIN ₁₈	68	RXIN ₁	90	RXOUT ₁₅	112	VDD
3	PYOUT ₄	25	YPIN ₃	47	YPIN ₁₉	69	RXIN ₂	91	VDD	113	RXOUT ₁
4	PYOUT ₃	26	YPIN ₄	48	YPIN ₂₀	70	GND	92	RXOUT ₁₄	114	RXOUT ₀
5	GND	27	YPIN ₅	49	GND	71	RXIN ₃	93	RXOUT ₁₃	115	OVF
6	PYOUT ₂	28	YPIN ₆	50	YPIN ₂₁	72	NC	94	RXOUT ₁₂	116	GND
7	PYOUT ₁	29	GND	51	YPIN ₂₂	73	RXIN ₄	95	GND	117	PYOUT ₁₅
8	PYOUT ₀	30	YPIN ₇	52	YPIN ₂₃	74	RXIN ₅	96	RXOUT ₁₁	118	PYOUT ₁₄
9	VDD	31	YPIN ₈	53	VDD	75	GND	97	RXOUT ₁₀	119	PYOUT ₁₃
10	OE _{EPY}	32	NC	54	YPIN ₂₄	76	RXIN ₆	98	NC	120	VDD
11	GND	33	GND	55	YPIN ₂₅	77	RXIN ₇	99	VDD	121	PYOUT ₁₂
12	RTP	34	YPIN ₉	56	YPIN ₂₆	78	RXIN ₈	100	RXOUT ₉	122	PYOUT ₁₁
13	CLK	35	NC	57	YPIN ₂₇	79	RXIN ₉	101	NC	123	PYOUT ₁₀
14	GND	36	YPIN ₁₀	58	YPIN ₂₈	80	RXIN ₁₀	102	RXOUT ₈	124	GND
15	TCXY	37	VDD	59	YPIN ₂₉	81	RXIN ₁₁	103	NC	125	PYOUT ₉
16	ENYP ₀	38	YPIN ₁₁	60	YPIN ₃₀	82	RXIN ₁₂	104	GND	126	PYOUT ₈
17	GND	39	YPIN ₁₂	61	YPIN ₃₁	83	GND	105	RXOUT ₇	127	PYOUT ₇
18	ENYP ₁	40	YPIN ₁₃	62	NC	84	RXIN ₁₃	106	RXOUT ₆	128	NC
19	ACC ₀	41	YPIN ₁₄	63	ENXR	85	RXIN ₁₄	107	RXOUT ₅	129	GND
20	ACC ₁	42	YPIN ₁₅	64	NC	86	RXIN ₁₅	108	GND	130	PYOUT ₆
21	VDD	43	YPIN ₁₆	65	NC	87	VDD	109	RXOUT ₄	131	NC
22	YPIN ₀	44	YPIN ₁₇	66	XRIN ₀	88	OVERX	110	RXOUT ₃	132	PYOUT ₅

Transforms



40G06721 Rev C 8/93