

**PRELIMINARY**  
 Notice: This is not a final specification  
 Some parametric limits are subject to change

# MH1M09SSP-25,-35,-45

9437184-BIT (1048576-WORD BY 9-BIT) CMOS STATIC RAM

## DESCRIPTION

This consists nine industry 1M × 1bit static RAMs in TSOP.

The mounting of TSOP on a dual in-line package provides any application where high densities and large quantities of memory are required.

## FEATURES

- Fast access time MH1M09SSP-25 ..... 25ns(max)  
                           MH1M09SSP-35 ..... 35ns(max)  
                           MH1M09SSP-45 ..... 45ns(max)
- Low power dissipation Active ..... 3600mW(typ)  
                                   Stand-by ..... 45mW(typ)
- Single +5V(±10%) supply operation
- 44-pins Dual-in-line package
- Power down by  $\bar{S}$
- Fully static operation
- Requires neither external clock nor refreshing
- All inputs and outputs are directly TTL compatible
- Easy memory expansion by  $\bar{S}$
- Solder coating lead

## APPLICATION

High-speed memory systems

## PIN CONFIGURATION (TOP VIEW) (Single side)

A3	1	44	A2
A4	2	43	A1
A5	3	42	A0
A6	4	41	A19
A7	5	40	A18
A8	6	39	A17
A9	7	38	A16
A10	8	37	A15
A11	9	36	A13
A12	10	35	A14
Vcc	11	34	VSS
$\bar{W}$	12	33	$\bar{S}$
Vss	13	32	Vcc
Q1	14	31	D1
Q2	15	30	D2
Q3	16	29	D3
Q4	17	28	D4
Q5	18	27	D5
Q6	19	26	D6
Q7	20	25	D7
Q8	21	24	D8
QP	22	23	DP

Outline 44N1A

# MH1M09SSP

9437184-BIT  
(1048576-WORD BY 9-BIT) CMOS STATIC RAM

## FUNCTION

A write operation is executed during the  $\bar{S}$  low and  $\bar{W}$  low overlap time. In this period, address signals must be stable. When  $\bar{W}$  is low the Q terminal is maintained in the high impedance state, so it is possible to connect D and Q terminal directly.

In a read operation, after setting  $\bar{W}$  to high, and  $\bar{S}$  to low if the address signals are stable, the data is available at Q terminal.


When  $\bar{S}$  is high, the chip is the non-selectable state, disabling both reading and writing. In this case, the output is in the floating (high-impedance) state, useful for OR-tie with other devices.

Signal  $\bar{S}$  controls the power-down features. When  $\bar{S}$  goes high, power dissipation is reduced externally. The access time from  $\bar{S}$  is equivalent to the address access time.

## FUNCTION TABLE

$\bar{S}$	$\bar{W}$	Mode	D	Q	Icc
H	X	Non-selection	High-impedance	High-impedance	Stand-by
L	L	Write	DIN	High-impedance	Active
L	H	Read	High-impedance	DOUT	Active

Note. H : VIH, L : VIL, X : Don't care



**MH1M09SSP**

9437184-BIT

(1048576-WORD BY 9-BIT) CMOS STATIC RAM

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>cc</sub>	Supply voltage	With respect to GND	-3.5*~7	V
V <sub>i</sub>	Input voltage		-3.5*~7	V
V <sub>o</sub>	Output voltage		-3.5*~7	V
P <sub>d</sub>	Power dissipation		9	W
T <sub>opr</sub>	Operating temperature		0~70	°C
T <sub>stg</sub>	Storage tempature		-40~100	°C

\* Pulse width ≤ 20ns, in case if DC : -0.5V

**DC ELECTRICAL CHARACTERISTICS** (T<sub>a</sub> = 0~70°C, V<sub>cc</sub> = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	Test Conditions	Limits			Unit
			Min	Typ	Max	
V <sub>IH</sub>	High-level input voltage		2.2		V <sub>cc</sub> +0.3	V
V <sub>IL</sub>	Low-level input voltage		-0.5*		0.8	V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -4mA	2.4			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 8mA			0.4	V
I <sub>i</sub>	Input current	V <sub>i</sub> = 0~V <sub>cc</sub>			18	μA
I <sub>oz</sub>	Off-state output current	V <sub>i(s)</sub> = V <sub>IH</sub> , V <sub>o</sub> = 0~V <sub>cc</sub>			10	μA
I <sub>cc1</sub>	Supply current from V <sub>cc</sub>	V <sub>i(s)</sub> = V <sub>IL</sub> Output open	AC(Min cycle) DC		1260 675	mA
I <sub>cc2</sub>	Stand-by current	V <sub>i(s)</sub> = V <sub>IH</sub>	AC(Min cycle) DC		360 270	mA
I <sub>cc3</sub>	Stand-by current	V <sub>i(s)</sub> ≥ V <sub>cc</sub> -0.2V, other V <sub>i</sub> ≤ 0.2V or V <sub>i</sub> ≥ V <sub>cc</sub> -0.2V		9	90	mA

\* -3.0V in case of AC (pulse width ≤ 20ns)

**CAPACITANCE** (T<sub>a</sub> = 0~70°C, V<sub>cc</sub> = 5V ± 10%, V<sub>ss</sub> = 0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C <sub>i</sub>	Input capacitance	V <sub>i</sub> = GND, V <sub>i</sub> = 25mVrms, f = 1MHz			55	pF
C <sub>o</sub>	Output capacitance	V <sub>o</sub> = GND, V <sub>o</sub> = 25mVrms, f = 1MHz			15	pF

# MH1M09SSP

9437184-BIT

(1048576-WORD BY 9-BIT) CMOS STATIC RAM

**AC ELECTRICAL CHARACTERISTICS** (Ta = 0~70 °C, Vcc = 5V ± 10 %, unless otherwise noted)

**MEASUREMENT CONDITIONS**

Input pulse levels ..... VIH = 3V, VIL = 0V  
 Input rise and fall time ..... 3ns  
 Input timing reference levels ..... VIH = 2.4V, VIL = 0.6V  
 Output timing reference levels ..... VOH = 2.0V, VOL = 0.8V  
 Output loads ..... Fig. 1, Fig. 2




Fig. 1 Output load




Fig. 2 Output load for ten, tdis

**READ CYCLE**

Symbol	Parameter	Limits						Unit
		MH1M09SSP-25		MH1M09SSP-35		MH1M09SSP-45		
		Min	Max	Min	Max	Min	Max	
tCR	Read cycle time	25		35		45		ns
ta(A)	Address access time		25		35		45	ns
ta(S)	Chip select access time		25		35		45	ns
tV(A)	Data valid time after address	5		5		5		ns
ten(S)	Chip selection to output active	5		5		5		ns
tdis(S)	Output disable time from $\bar{S}$ high	0	15	0	20	0	20	ns
tPU	Power-up time after chip selection	0		0		0		ns
tPD	Power-down time after chip selection		25		35		45	ns

**WRITE CYCLE**


Symbol	Parameter	Limits						Unit
		MH1M09SSP-25		MH1M09SSP-35		MH1M09SSP-45		
		Min	Max	Min	Max	Min	Max	
tCW	Write cycle time	25		35		45		ns
tsu(S)	Chip select setup time	20		30		35		ns
tsu(A)1	Address setup time ( $\bar{W}$ )	0		0		0		ns
tsu(A)2	Address setup time ( $\bar{S}$ )	0		0		0		ns
tW(W)	Write pulse width	20		30		35		ns
trec(W)	Write recovery time	3		3		3		ns
tsu(D)	Data setup time	15		15		20		ns
th(D)	Data hold time	0		0		0		ns
tdis(W)	Output disable time from $\bar{W}$	0	10	0	15	0	15	ns
ten(W)	Output enable time from $\bar{W}$	0		0		0		ns
tsu(A- $\bar{W}$ H)	Address to $\bar{W}$ high	20		30		35		ns

**MH1M09SSP**


9437184-BIT  
(1048576-WORD BY 9-BIT) CMOS STATIC RAM

**TIMING DIAGRAMS FOR READ CYCLE**

**Read cycle 1**



**Read cycle 2 (Note 2)**




Note 2. Address valid prior to or coincident with  $\bar{S}$  transition low.  
3. Transition is measured  $\pm 500mV$  from steady state voltage with specified loading in Fig. 2.

**MH1M09SSP**


9437184-BIT

(1048576-WORD BY 9-BIT) CMOS STATIC RAM

**TIMING DIAGRAMS FOR WRITE CYCLE**  
**Write cycle 1 ( $\bar{W}$  control)**



**Write cycle 2 ( $\bar{S}$  control)**



Note 4. Hatching indicates the states don't care.

5. When the falling edge of  $\bar{W}$  is simultaneously or prior to the falling edge of  $\bar{S}$ , the outputs are maintained in the high impedance.