



# High Speed CMOS Bus Exchange Switches with Extended Voltage Range

QS3386


## FEATURES/BENEFITS

- 7 $\Omega$  switches connect inputs to outputs
- Uses Vcc of +5 and Vee of -2
- Zero propagation delay
- Undershoot Clamp diodes on all inputs
- Low power CMOS proprietary technology
- Provides routing of ECL signals
- Bus exchange allows nibble swap
- Zero ground bounce in flow-through mode
- TTL compatible control inputs
- Available in 24-pin DIP, ZIP, SOIC, and QSOP

## DESCRIPTION

The QS3386 each provide two sets of ten high-speed CMOS bus switches with a signal range of +5 to -2 volts, allowing routing of ECL signals. These devices can also be used to route video and RF signals with voltage ranges of  $\pm 2$  volts (4 volts peak to peak). The low on resistance (7 $\Omega$ ) of the 3386 allows inputs to be connected to outputs without adding propagation delay and without generating additional noise. Control inputs operate at TTL levels. The bus enable (BE) signal turns the switches on. The bus exchange (BX) signal provides nibble swap of the AB and CD pairs of signals. This exchange configuration allows byte swapping of buses in systems. It can also be used as a quad 2-to-1 multiplexer and to create low delay barrel shifters, etc.

## FUNCTIONAL BLOCK DIAGRAM



### PIN DESCRIPTION


| Name       | I/O | Function          |
|------------|-----|-------------------|
| A0-4, B0-4 | I/O | Buses A, B        |
| C0-4, D0-4 | I/O | Buses C, D        |
| BE         | I   | Bus Switch Enable |
| BX         | I   | Bus Exchange      |

### FUNCTION TABLE


| BE | BX | A0-4 | B0-4 | Function   |
|----|----|------|------|------------|
| H  | X  | Hi-Z | Hi-Z | Disconnect |
| L  | L  | C0-4 | D0-4 | Connect    |
| L  | H  | D0-4 | C0-4 | Exchange   |

7

## PIN CONFIGURATIONS



ALL PINS TOP VIEW



## ABSOLUTE MAXIMUM RATINGS

|  |   |
|--|---|
| Supply Voltage to V <sub>ee</sub> .....            | -0.5V to +7.5V                                  |
| DC Switch Voltage V <sub>S</sub> .....             | V <sub>ee</sub> -0.5V to V <sub>ee</sub> + 7.5V |
| DC Input Voltage V <sub>I</sub> .....              | V <sub>ee</sub> -0.5V to V <sub>ee</sub> + 7.5V |
| AC Input Voltage (for a pulse width ≤20 ns).....   | -3.0V   |
| DC Input Diode Current with V <sub>I</sub> <0..... | -20 mA  |
| DC Channel Current Max. sink current/pin.....      | 120 mA  |
| Maximum Power Dissipation.....                     | 0.5 watts                                       |
| T <sub>STG</sub> Storage Temperature.....          | -65° to +165°C                                  |

## CAPACITANCE

TA = 25 °C, f = 1 MHz, Vin = 0V, Vout = 0 V

| Pins                 | SOIC |     | QSOP |     | PDIP, PLCC |     | ZIP |     | Unit |
|----------------------|------|-----|------|-----|------------|-----|-----|-----|------|
|                      | Typ  | Max | Typ  | Max | Typ        | Max | Typ | Max |      |
| Controls             | 3    | 4   | 3    | 4   | 4          | 5   | 6   | 7   | pF   |
| QuickSwitch Channels | 7    | 8   | 7    | 8   | 8          | 9   | 10  | 11  | pF   |

Note: Capacitance is characterized but not tested

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE**


Commercial TA = 0° C to 70°C, Vcc = 5.0V±5%      Military TA = -55°C to 125° C, Vcc = 5.0V±10%

| Symbol | Parameter                     | Test   | Min | Typ      | Max      | Unit  |
|--------|-------------------------------|--|-----|----------|----------|-------|
| Vih    | Input HIGH Voltage            | Guaranteed Logic HIGH for Control Inputs Vee=-2V | 2.0 | -        | -        | Volts |
| Vil    | Input LOW Voltage             | Guaranteed Logic LOW for Control Inputs Vee=-2V  | -   | -        | 0.8      | Volts |
| iin    | Input Leakage Current         | Vee ≤ Vin ≤ Vcc                                  | -   | -        | 1        | μA    |
| ioz    | Off State Current (Hi-Z)      | Vee ≤ A, B ≤ Vcc                                 | -   | .001     | 1        | μA    |
| ios    | Short Circuit Current (2)     | A (B) = 0V, B (A) = Vcc                          | -   | 300      | -        | mA    |
| Vic    | Clamp Diode Voltage           | Vcc = Min, iin = -18 mA                          | -   | Vee -0.7 | Vee -1.2 | Volts |
| Ron    | Switch On Resistance (Note 3) | Vcc = Min, Vin = 0.0 Volts<br>Ion = 30 mA        | -   | 7        | 9        | Ω     |
|        |                               | Vcc = Min, Vin = 2.4 Volts<br>Ion = 15 mA        | -   | 12       | 17       | Ω     |

**Notes:**

1. Typical values indicate VCC=5.0V and TA=25°C.
2. Not more than one output should be used to test this high power condition, and the duration is ≤1 second.
3. Measured by voltage drop between A and B pin at indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A, B) pins.

**On Resistance vs Input Voltage at 4.75 Volts Vcc**



**POWER SUPPLY CHARACTERISTICS**

| Symbol           | Parameter                              | Test Conditions (1)   | Min | Typ | Max | Unit       |
|------------------|--|---|-----|-----|-----|------------|
| I <sub>cc</sub>  | Quiescent Power Supply Current         | V <sub>cc</sub> = MAX, V <sub>i</sub> = GND or V <sub>cc</sub> , f = 0  | -   | -   | 3.0 | mA         |
| ΔI <sub>cc</sub> | Pwr Supply Current, per Input High (2) | V <sub>cc</sub> = MAX, Input = 3.4 V, f = 0<br>Per control input  | -   | -   | 5.0 | mA         |
| Q <sub>ccd</sub> | Dynamic Pwr Supply Current per mHz (3) | V <sub>cc</sub> = MAX, A & B pins open,<br>Control input toggling<br>@ 50% duty cycle   | -   | -   | 0.5 | mA/<br>mHz |
| I <sub>c</sub>   | Total Power Supply Current (4,5)       | V <sub>cc</sub> = MAX, A & B pins at 0.0V,<br>Control inputs toggling<br>@ 50% duty cycle<br>V <sub>ih</sub> = 3.4V, f clock = 10 mHz | -   | -   | 18  | mA         |

- For conditions shown as MIN or MAX use the appropriate values specified under DC specifications.
- Per TTL driven input (V<sub>i</sub>=3.4V, control inputs only). A and B pins do not contribute to I<sub>cc</sub>.
- This current applies to the control inputs only and represents the current required to switch internal capacitance at the specified frequency. The A and B inputs generate no significant AC or DC currents as they transition. This parameter is not tested but is guaranteed by design.
- Calculated parameter, applies to control inputs only.  
 $I_c = I_{\text{Quiescent}} + I_{\text{Inputs}} + I_{\text{Dynamic}}$   
 $I_c = I_{\text{cc}} + \Delta I_{\text{cc}} Dh Nt + Q_{\text{ccd}} (fi Ni)$   
 I<sub>cc</sub> = Quiescent Current  
 ΔI<sub>cc</sub> = Power Supply Current for each TTL High input (V<sub>i</sub>=3.4V, control inputs only)  
 Dh = Duty Cycle for each TTL input that is High (control inputs only).  
 Nt = Number of TTL inputs that are at DH (control inputs only).  
 fi = frequency that the inputs are toggled (control inputs only).
- Note that activity on A and/or B inputs do not contribute to I<sub>c</sub> if A and B inputs are between gnd and V<sub>cc</sub>. The switches merely connect and pass through activity on these pins. For example: If the control inputs are at 0V and the switches are on, I<sub>c</sub> will be equal to I<sub>cc</sub> only regardless of activity on the A and B pins.

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

Commercial TA = 0° C to 70°C, Vcc = 5.0V±5%    Military TA = -55°C to 125° C, Vcc = 5.0V±10%  
 Cload = 50 pF, Rload = 500Ω unless otherwise noted

| Symbol         | Description                                  | Note | Com |      | Mil |      | Unit |
|----------------|--|------|-----|------|-----|------|------|
|                |  |      | Min | Max  | Min | Max  |      |
| t PLH<br>t PHL | Data Propagation Delay<br>Ai to Bi, Bi to Ai | 2,3  |     | 0.25 |     | 0.25 | ns   |
| t PZH<br>t PZL | Switch Turn On Delay<br>BE to Ai, Bi         |      | 1.5 | 6.5  | 1.5 | 7.5  | ns   |
| t PLZ<br>t PHZ | Switch Turn Off Delay<br>BE to Ai, Bi        | 2    | 1.5 | 5.5  | 1.5 | 6.5  | ns   |
| t BX           | Switch Multiplex Delay<br>BX to Ai, Bi       |      | 1.5 | 6.5  | 1.5 | 7.5  | ns   |
| Qci            | Charge Injection, Typical                    | 2, 4 |     | 2.0  |     | 2.0  | pC   |
| Qdci           | Differential Charge Injection, Typical       | 2, 5 |     | <.5  |     | <.5  | pC   |

Notes:

- 1) See Test Circuit and Waveforms. Minimums guaranteed but not tested.
- 2) This parameter is guaranteed by design but not tested.
- 3) The bus switch contributes no propagation delay other than the RC delay of the on resistance of the switch and the load capacitance. The time constant for the switch and alone is of the order of 0.25 ns for 50 pF load. Since this time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch when used in a system is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.
- 4) Measured at switch turn off, A to C, load = 50 pF in parallel with 10 meg scope probe, Vin at A = 0.0 volts.
- 5) Measured at switch turn off through bus multiplex, A to C => A to D, B connected to C, load = 50 pF in parallel with 10 meg scope probe, Vin at A = 0.0 volts. Charge injection is reduced because the injection from the turn off of the A to C switch is compensated by the turn on of the B to C switch.

