

MH1M09AN-85L,-10L,-12L,-15L,-85H,-10H,-12H,-15H/ MH1M09ANZ-85L,-10L,-12L,-15L,-85H,-10H,-12H,-15H

9437184-BIT (1048576-WORD BY 9-BIT) CMOS STATIC RAM

DESCRIPTION

The MH1M09AN/ANZ is 9437184-bit CMOS static RAM organized as 1048576-word by 9-bit. It consists of eight industry standard 128K × 8 static RAMs and a industry standard 1M × 1 static RAM and a decoder.

It is mounted a SOP package and a SOJ package on a 72-pin single in-line package and 70-pin zig-zag in-line package.

FEATURES

Type name	Access time (max)	Power supply current	
		Active (max)	Stand-by (max)
MH1M09AN-85L MH1M09ANZ-85L	85ns	254mA	500μA (V _{CC} =3.0V)
MH1M09AN-10L MH1M09ANZ-10L	100ns		
MH1M09AN-12L MH1M09ANZ-12L	120ns		
MH1M09AN-15L MH1M09ANZ-15L	150ns		
MH1M09AN-85H MH1M09ANZ-85H	85ns		
MH1M09AN-10H MH1M09ANZ-10H	100ns		180μA (V _{CC} =3.0V)
MH1M09AN-12H MH1M09ANZ-12H	120ns		
MH1M09AN-15H MH1M09ANZ-15H	150ns		

- Single 5V power supply
- No clicks, no refresh
- Simple memory expansion by \bar{S}
- MH1M09AN Gold plating contact
MH1M09ANZ Solder dipping lead


APPLICATION

Small capacity memory units


MH1M09AN
MH1M09ANZ

9437184-BIT
(1048576-WORD BY 9-BIT) CMOS STATIC RAM

PIN CONFIGURATION (TOP VIEW) [Both side]



Outline 72N9K-B (MH1M09AN)



Outline 70N5 (MH1M09ANZ)

NC : NO CONNECTION

MH1M09AN MH1M09ANZ

9437184-BIT
(1048576-WORD BY 9-BIT) CMOS STATIC RAM

FUNCTION

The operation mode of the MH1M09AN/ANZ are determined by a combination of the device control inputs \overline{S} , \overline{SP} , \overline{W} and \overline{OE} . Each mode is summarized in the function table.

A write cycle is executed whenever the low level \overline{W} overlaps with the low level \overline{S} , \overline{SP} . The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of \overline{W} , \overline{S} or \overline{SP} whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable input \overline{OE} directly controls the output stage. Setting the \overline{OE} at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.


A read cycle is executed by setting \overline{W} at a high level and \overline{OE} at a low level while \overline{S} and \overline{SP} are in an active state.

When setting \overline{S} at a high level or \overline{SP} at a high level, the chips are in a non-selectable mode in which both reading and writing are disabled. In this mode, the output state is in a high-impedance state, allowing OR-tie with other chips and memory expansion by \overline{S} and \overline{SP} . The power supply current is reduced as low as the stand-by current which is specified as I_{CC3} or I_{CC4} , enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

FUNCTION TABLE

\overline{S} , \overline{SP}	\overline{W}	\overline{OE}	Mode	DQ	I_{CC}
H	X	X	Non-selection	High-impedance	Stand-by
L	L	X	Write	DIN	Active
L	H	L	Read	DOU	Active
L	H	H		High-impedance	Active

BLOCK DIAGRAM



MH1M09AN
MH1M09ANZ

9437184-BIT
(1048576-WORD BY 9-BIT) CMOS STATIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{cc}	Supply voltage	With respect to GND	-0.3~7	V
V _i	Input voltage		-0.3*~V _{cc}	V
V _o	Output voltage		0~V _{cc}	V
P _d	Power dissipation	T _a = 25 °C	1.7	W
T _{opr}	Operating temperature		0~70	°C
T _{stg}	Storage temperature		-40~125	°C

* -3.0V incase of AC (Pulse width ≤ 50ns)

DC ELECTRICAL CHARACTERISTICS (T_a = 0~70 °C, V_{cc} = 5V ± 10 %, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{IH}	High-level input voltage		2.2		V _{cc} +0.3	V
V _{IL}	Low-level input voltage		-0.3*		0.8	V
V _{OH}	High-level output voltage	I _{OH} = -1mA	2.4			V
V _{OL}	Low-level output voltage	I _{OL} = 2mA			0.4	V
I _i	Input leakage current	V _i = 0~V _{cc}			±9	μA
I _o	Output current in off-state	S, SP = V _{IH} , V _{i/o} = 0~V _{cc}			±10	μA
I _{cc1}	Active supply current (AC. MOS level)	S, SP ≤ 0.2V, other inputs ≤ 0.2V or ≥ V _{cc} - 0.2V, output open (duty 100%)	Min cycle		249	mA
I _{cc2}	Active supply current (AC. TTL level)	S, SP = V _{IL} , other inputs = V _{IH} or V _{IL} , output open (duty 100%)	Min cycle		254	mA
I _{cc3}	Stand by current	S, SP ≥ V _{cc} - 0.2V, other inputs ≤ 0.2V or ≥ V _{cc} - 0.2V	N/NZ-L		900	μA
			N/NZ-H	18	260	
I _{cc4}	Stand by current	S, SP = V _{IH} , other inputs ≥ V _{IH} or ≤ V _{IL}			54	mA

* -3.0V incase of AC (Pulse width ≤ 50ns)

CAPACITANCE (T_a = 0~70 °C, V_{cc} = 5V ± 10 %, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C _i	Input capacitance	V _i = GND, V _i = 25mVrms, f = 1MHz			85	pF
C _o	Output capacitance	V _o = GND, V _o = 25mVrms, f = 1MHz			85	pF

Note 1. Direction for current flowing into an IC is positive (no mark).
2. Typical value is V_{cc} = 5V, T_a = 25 °C.

MH1M09AN
MH1M09ANZ

9437184-BIT
(1048576-WORD BY 9-BIT) CMOS STATIC RAM

AC ELECTRICAL CHARACTERISTICS (T_a = 0~70 °C, V_{cc} = 5V ± 10%, unless otherwise noted)

(1) MEASUREMENT CONDITIONS

Input pulse levels V_{IH} = 3.0V, V_{IL} = 0V

Input rise and fall time 5ns

Reference levels V_{OH} = V_{OL} = 1.5V

Transition is measured ±500mV from steady state voltage.(for t_{en}, t_{dis})

Output loads Fig.1 C_L = 100pF (-10L,-12L,-15L,-10H,-12H,-15H)

C_L = 30pF (-85L,-85H)

C_L = 5pF (for t_{en}, t_{dis})




Fig.1 Output load

(2) READ CYCLE

Symbol	Parameter	Limits								Unit
		MH1M09AN/NZ -85L,-85H		MH1M09AN/NZ -10L,-10H		MH1M09AN/NZ -12L,-12H		MH1M09AN/NZ -15L,-15H		
		Min	Max	Min	Max	Min	Max	Min	Max	
t _{CR}	Read cycle time	85		100		120		150		ns
t _{a(A)}	Address access time		85		100		120		150	ns
t _{a(S)}	Chip select access time		85		100		120		150	ns
t _{a(SP)}	Chip select access time		85		100		120		150	ns
t _{a(OE)}	Output enable access time		50		60		65		75	ns
t _{dis(S)}	Output disable time after \overline{S} high		40		45		50		55	ns
t _{dis(SP)}	Output disable time after \overline{SP} high		40		45		50		55	ns
t _{dis(OE)}	Output disable time after \overline{OE} high		40		45		50		55	ns
t _{en(S)}	Output enable time after \overline{S} low	10		10		10		10		ns
t _{en(SP)}	Output enable time after \overline{SP} low	10		10		10		10		ns
t _{en(OE)}	Output enable time after \overline{OE} low	5		5		5		5		ns
t _{v(A)}	Data valid time after address	10		10		10		10		ns

(3) WRITE CYCLE


Symbol	Parameter	Limits								Unit
		MH1M09AN/NZ -85L,-85H		MH1M09AN/NZ -10L,-10H		MH1M09AN/NZ -12L,-12H		MH1M09AN/NZ -15L,-15H		
		Min	Max	Min	Max	Min	Max	Min	Max	
t _{cw}	Write cycle time	85		100		120		150		ns
t _{w(W)}	Write pulse width	55		65		75		85		ns
t _{su(A)}	Address set up time	0		0		0		0		ns
t _{su(A-WH)}	Address set up time with respect to \overline{W} high	65		75		85		100		ns
t _{su(S)}	Chip select set up time	80		90		100		115		ns
t _{su(SP)}	Chip select set up time	80		90		100		115		ns
t _{su(D)}	Data set up time	30		35		40		45		ns
t _{h(D)}	Data hold time	0		0		0		0		ns
t _{rec(W)}	Write recovery time	0		0		0		0		ns
t _{dis(W)}	Output disable time from \overline{W} low		25		30		35		40	ns
t _{dis(OE)}	Output disable time from \overline{OE} high		25		30		35		40	ns
t _{en(W)}	Output enable time from \overline{W} high	5		5		5		5		ns
t _{en(OE)}	Output enable time from \overline{OE} low	5		5		5		5		ns

MH1M09AN
MH1M09ANZ


9437184-BIT
(1048576-WORD BY 9-BIT) CMOS STATIC RAM

(4) TIMING DIAGRMS

Read cycle




Write cycle (\bar{W} control mode)



MH1M09AN
MH1M09ANZ

9437184-BIT
(1048576-WORD BY 9-BIT) CMOS STATIC RAM

Write cycle (\overline{S} , \overline{SP} control mode)



- Note 3. Hatching indicates the state is don't care.
- 4. Writing is executed in overlap \overline{S} and \overline{W} low.
- 5. If \overline{W} goes low simultaneously with or prior to \overline{S} , the output remains in the high-impedance state.
- 6. Don't apply inverted phase signal externally when DQ pin is in output mode.

POWER DOWN CHARACTERISTICS

ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{CC(PD)}$	Power down supply voltage		2			V
$V_I(\overline{S}, \overline{SP})$	Chip select input \overline{S} , \overline{SP}	$2.2\text{V} \leq V_{CC(PD)}$	2.2			V
		$2\text{V} \leq V_{CC(PD)} \leq 2.2\text{V}$		$V_{CC(PD)}$		
$I_{CC(PD)}$	Power down supply current	$V_{CC}=3\text{V}$, $A_{17} \sim A_{19}=V_{CC}$ or 0V			500	μA
		$\overline{S}, \overline{SP} \geq V_{CC}-0.2\text{V}$, Other inputs $\leq 0.2\text{V}$ or $\geq V_{CC}-0.2\text{V}$	N/NZ-L		180 (Note 7)	
						N/NZ-H

Note 7. $I_{CC(PD)} = 18(\mu\text{A})$ in case of $T_a = 25^\circ\text{C}$

* When \overline{S} is at $2.2\text{V}(V_{IH \text{ min}})$ and supply voltage is at any level between 4.5V and 2.4V , supply current is defined as I_{CC4} .

TIMING REQUIREMENTS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{su(PD)}$	Power down setup time		0			ns
$t_{rec(PD)}$	Power down recovery time		5			ms

POWER DOWN CHARACTERISTICS

