

HN62412 Series

HN62422 Series

2M (128K x 16-bit) and (256K x 8-bit) Mask ROM

DESCRIPTION


The Hitachi HN62412/HN62422 Series is a 2-Megabit CMOS Mask ROM organized as 132,072 x 16-bit and 262,144 x 8-bit.

The low power consumption of this device makes it ideal for battery powered, portable systems. In addition, the high density and high speed provide enough capacity and high performance to be used as a character generator in laser printers.

Hitachi's HN62412/HN62422 Series is packaged in 40-pin Plastic DIP and 44-lead Plastic QFP and TQFP packages.

FEATURES

- Single Power Supply:
 - $V_{CC} = 5\text{ V} \pm 10\%$ (HN62412)
 - $V_{CC} = 5\text{ V} \pm 5\%$ (HN62422)
- Fast Access Times:
 - 150 ns/200 ns (max)
- Low Power Consumption:
 - Active Current: 100 mW (typ)
 - Standby Current: 5 μ W (typ)
- User Selectable Organization:
 - 128K x 16-bit (Word-Wide)
 - 256K x 8-bit (Byte-Wide)
 - Switchable with BHE pin
- TTL-Compatible Inputs and Outputs
- Three-State Data Outputs
- Packages:
 - 40-pin Plastic DIP
 - 44-lead Plastic QFP
 - 44-lead Plastic TQFP



ORDERING INFORMATION


Type No.	Access Time	Package
HN62422P	150 ns	40-pin Plastic DIP
HN62412P	200 ns	(DP-40)
HN62422FP	150 ns	44-lead Plastic QFP
HN62412FP	200 ns	(FP-44A)
HN62422TFP	150 ns	44-lead Plastic TQFP
HN62412TFP	200 ns	(TFP-44)

■ PIN DESCRIPTION

Pin Name	Function
$A_0 - A_{16}$	Address
A_{16}	Address (Word-Wide)
$D_0 - D_{15}$	Output
\overline{CE}	Chip Enable
\overline{OE}	Output Enable
BHE	Byte Enable
V_{CC}	Power Supply
V_{SS}	Ground
NC	No Connection


■ PIN ARRANGEMENT

■ BLOCK DIAGRAM



(BD.HN62412, 422)

- Notes: 1. * : A_{16} is the Least Significant Address bit in Byte-Wide Mode.
 2. $BHE = V_{IH}$: 16-bit ($D_{15} - D_0$)
 $BHE = V_{IL}$: 8-bit ($D_7 - D_0$)
 When BHE is low, $D_{14} - D_8$ are in high impedance states.



3

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage ¹	V _{CC}	-0.3 to +7.0	V
All Input and Output Voltage ¹	V _T	-0.3 to V _{CC} + 0.3	V
Operating Temperature Range	T _{OPR}	0 to +70	°C
Storage Temperature Range	T _{STG}	-55 to +125	°C
Temperature Under Bias	T _{BIAS}	-20 to +85	°C

Note: 1. Relative to V_{SS}.

■ CAPACITANCE

(V_{CC} = 5V ± 10%², V_{SS} = 0V, T_a = 25°C, V_{IN} = 0V, f = 1MHz)

Item	Symbol	Min.	Typ.	Max.	Unit
Input Capacitance ¹	C _{IN}	-	-	15	pF
Output Capacitance ¹	C _{OUT}	-	-	15	pF

Note: 1. This parameter is sampled and not 100% tested.
 2. HN62422 Series is 5V ± 5%.

■ DC ELECTRICAL CHARACTERISTICS FOR READ OPERATION

(V_{CC} = 5V ± 10%¹, V_{SS} = 0V, T_a = 0 to +70°C)

Item	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Input Leakage Current	I _{LI}	-	-	10	μA	V _{IN} = 0 to V _{CC}
Output Leakage Current	I _{LO}	-	-	10	μA	$\overline{CE} = 2.2V, V_{OUT} = 0 \text{ to } V_{CC}$
Active Current	I _{CC}	-	-	50	mA	V _{CC} = 5.5V, I _{DOUT} = 0mA, t _{RC} = min
Standby Current	I _{SB}	-	-	30	μA	V _{CC} = 5.5V, $\overline{CE} \geq V_{CC} - 0.2V$
Input Voltage	V _{IH}	2.2	-	V _{CC} +0.3	V	
	V _{IL}	-0.3	-	0.8	V	
Output Voltage	V _{OH}	2.4	-	-	V	I _{OH} = -205 μA
	V _{OL}	-	-	0.4	V	I _{OL} = 1.6 mA

Note: 1. HN62422 Series is 5V ± 5%.

■ **AC ELECTRICAL CHARACTERISTICS FOR READ OPERATION**

($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 0$ to $+70^\circ C$)

Test Conditions

- Input pulse levels: 0.45 to 2.4V
- Input rise and fall times: ≤ 10 ns
- Output load: 1 TTL Gate + CL = 100 pF (Including jig capacitance)
- Input/Output Timing Reference level: 1.5 V


Item	Symbol	HN62422		HN62412		Test Unit
		Min.	Max.	Min.	Max.	
Read Cycle Time	t_{RC}	150	-	200		ns
Address Access Time	t_{AA}	-	150	-	200	ns
Chip Enable Access Time	t_{ACE}	-	150	-	200	ns
Output Enable Access Time	t_{OE}	-	70	-	100	ns
BHE Access Time	t_{BHE}	-	150	-	200	ns
Output Hold Time from Address Change	t_{DHA}	0	-	0	-	ns
Output Hold Time from Chip Enable	t_{DHC}	0	-	0	-	ns
Output Hold Time from Output Enable	t_{DHO}	0	-	0	-	ns
Output Hold Time from BHE	t_{DHB}	0	-	0	-	ns
Chip Enable to Output in High-Z ¹	t_{CHZ}	-	70	-	70	ns
Output Enable to Output in High-Z ¹	t_{OHZ}	-	70	-	70	ns
BHE to Output in High-Z ¹	t_{BHZ}	-	70	-	70	ns
Chip Enable to Output in Low-Z	t_{CLZ}	10	-	10	-	ns
Output Enable to Output in Low-Z	t_{OLZ}	10	-	10	-	ns
BHE to Output in Low-Z	t_{BLZ}	10	-	10	-	ns

- Note: 1. t_{CHZ} , t_{OHZ} , and t_{BHZ} are defined as the time at which the output becomes an open circuit and are not referred to output voltage levels.
 2. HN62422 series is $5V \pm 5\%$

3

■ READ TIMING WAVEFORM


Word Mode (BHE = V_{ih}) or Byte Mode (BHE = V_{il})



(TD.R.HN62412, 422)

- Note:
1. t_{DHA} , t_{DHC} , t_{DHO} are determined by the faster time.
 2. t_{AA} , t_{ACE} , t_{OE} are determined by the slower time.
 3. t_{CLZ} , t_{OLZ} are determined by the slower time.

Word Mode/Byte Mode Switch



(TD.R1.HN62412, 422)

- Note:
1. If \overline{CE} and \overline{OE} are enabled, A_{16} to A_0 are valid.
 2. D_{15}/A_{-1} pin is in the output state when BHE is High, \overline{CE} and \overline{OE} are enabled. Therefore, the input signals of opposite phase to the output must not be applied to them.