

## 16 MBit Synchronous DRAM

### Preliminary Information

- High Performance:

$\overline{\text{CAS}}$ latency = 3	-10	-12	Units
tCK	100	83	MHz
tCK3	10	12	ns
tAC3	8	10	ns

- Single Pulsed  $\overline{\text{RAS}}$  Interface
- Fully Synchronous to Positive Clock Edge
- 0 to 70 °C operating temperature
- Dual Banks controlled by A11 ( Bank Select)
- Programmable  $\overline{\text{CAS}}$  Latency : 1, 2, 3
- Programmable Burst Length: 1, 2, 4, 8 and full page
- Programmable Wrap Sequence : Sequential or Interleave
- Multiple Burst Read with Single Write Operation
- Automatic and Controlled Precharge Command
- Data Mask for Read / Write control (x4, x8)
- Dual Data Mask for byte control (x16)
- Auto Refresh (CBR) and Self Refresh
- Suspend Mode and Power Down Mode
- 4096 refresh cycles / 64 ms
- Random Column Address every CLK ( 1-N Rule)
- Single 3.3 V +/- 0.3 V Power Supply
- LVTTTL compatible
- Plastic Packages:
  - P-TSOPII-44 400mil width (x4, x8 )
  - P-TSOPII-50 400 mil width x16 )

The HYB39S16400/800/160T are dual bank Synchronous DRAM's organized as 2banks x2MBit x4, 2 banks x 1MBit x8 and 2 banks x 512kbit x16 respectively. These synchronous devices achieve high speed data transfer rates up to 100 MHz by employing a chip architecture that prefetched multiple bits and then synchronizes the output data to a system clock. The chip is fabricated with SIEMENS' advanced 16MBit DRAM process technology.

The device is designed to comply with all JEDEC standards set for synchronous DRAM products, both electrically and mechanically. All of the control, address, data input and output circuits are synchronized with the positive edge of an externally supplied clock.

$\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ ,  $\overline{\text{WE}}$  and  $\overline{\text{CE}}$  are pulsed signals which are examined at the positive edge of each externally applied clock. Internal chip operating modes are defined by combinations of these signals and a command decoder initiates the necessary timing for each operation. A twelve bit address bus accepts address data in the conventional  $\overline{\text{RAS}}$  /  $\overline{\text{CAS}}$  multiplexing style. Eleven row address bits (A0-A10) and a bank select a (A11) are strobed with  $\overline{\text{RAS}}$ . Column address bits plus a bank select (A11) are strobed with  $\overline{\text{CAS}}$ .

Prior to any access operation, the  $\overline{\text{CAS}}$  latency, burst length and burst sequence must be programmed into the device by address inputs A0-A9 during a mode register set cycle. In addition, it is possible to program a multiple burst sequence with a single write through cache operation.

Operating the two memory banks in an interleave fashion allows random access operation to occur at higher rate than is possible with standard DRAMs. A sequential and gapless data rate of up to 100 MHz is possible depending on burst length,  $\overline{\text{CAS}}$  latency and speed grade of the device.

Auto Refresh (CBR) and Self Refresh operation are supported. These devices operate with a single 3.3V +/- 0.3V power supply and are available in TSOPII packages.


### Ordering Information

Type	Ordering Code	Package	Description
HYB 39S16400T-10	Q67100 - Q1244	P-TSOP-44-1 (400mil)	100MHz 2B x 2M x 4 SDRAM
HYB 39S16400T-12	Q67100 - Q1245	P-TSOP-44-1 (400mil)	83 MHz 2B x 2M x 4 SDRAM
HYB 39S16800T-10	Q67100 - Q1248	P-TSOP-44-1 (400mil)	100MHz 2B x 1M x 8 SDRAM
HYB 39S16800T-12	Q67100 - Q1249	P-TSOP-44-1 (400mil)	83 MHz 2B x 1M x 8 SDRAM
HYB 39S16160T-10	Q67100 - Q1252	P-TSOP-50-1 (400mil)	100MHz 2B x 512k x 16 SDRAM
HYB 39S16160T-12	Q67100 - Q1253	P-TSOP-50-1 (400mil)	83 MHz 2B x 512k x 16 SDRAM


### Pin Description and Pinouts:

Signal	Description	Symbol	Notes
CLK	Clock Input	DQ	Data Input /Output
CKE	Clock Enable	DQM, LDQM, UDQM	Data Mask
$\overline{\text{CS}}$	Chip Select	Vdd	Power (+3.3V)
$\overline{\text{RAS}}$	Row Address Strobe	Vss	Ground
$\overline{\text{CAS}}$	Column Address Strobe	Vddq	Power for DQ's (+ 3.3V)
$\overline{\text{WE}}$	Write Enable	Vssq	Ground for DQ's
A0-A10	Address Inputs	NC	not connected
A11 (BS)	Bank Select		

### Pin Configuration (top view)




### Pin Configuration (top view)



**HYB 39S16160T**  
2 bank x 512kbit x 16  
**TSOP-II-50**  
(400 mil x 825 mil)


### Signal Pin Description

Pin	Type	Signal	Polarity	Function
CLK	Input	Pulse	Positive Edge	The system clock input. All of the SDRAM inputs are sampled on the rising edge of the clock.
CKE	Input	Level	Active High	Activates the CLK signal when high and deactivates the CLK signal when low. By deactivating the clock, CKE low initiates the Power Down mode, Suspend mode, or the Self Refresh mode.
$\overline{CS}$	Input	Pulse	Active Low	$\overline{CS}$ enables the command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue.
$\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$	Input	Pulse	Active Low	When sampled at the positive rising edge of the clock, $\overline{CAS}$ , $\overline{RAS}$ , and $\overline{WE}$ define the operation to be executed by the SDRAM.
A0 - A10	Input	Level	—	<p>During a Bank Activate command cycle, A0-A10 defines the row address (RA0-RA10) when sampled at the rising clock edge.</p> <p>During a Read or Write command cycle, A0-A9 defines the column address (CA0-CA9) when sampled at the rising clock edge. CA<sub>n</sub> depends from the SDRAM organisation.</p> <p style="text-align: center;">4M x 4 SDRAM CA<sub>n</sub> = CA9 2M x 8 SDRAM CA<sub>n</sub> = CA8 1M x 16 SDRAM CA<sub>n</sub> = CA7</p> <p>In addition to the column address, A10 is used to invoke autoprecharge operation at the end of the burst read or write cycle. If A10 is high, autoprecharge is selected and A11 defines the bank to be precharged (low=bank A, high=bank B). If A10 is low, autoprecharge is disabled.</p> <p>During a Precharge command cycle, A10 is used in conjunction with A11 to control which bank(s) to precharge. If A10 is high, both bank A and bank B will be precharged regardless of the state of A11. If A10 is low, then A11 is used to define which bank to precharge.</p>
A11 (BS)	Input	Level	—	Selects which bank is to be active. A11 low selects bank A and A11 high selects bank B.
DQ0 - DQ15	Input Output	Level	—	Data Input/Output pins operate in the same manner as on conventional DRAMs.
DQM LDQM UDQM	Input	Pulse	Active Low	The Data Input/Output mask places the DQ buffers in a high impedance state when sampled high. In Read mode, DQM has a latency of two clock cycles and controls the output buffers like an output enable. In Write mode, DQM has a latency of zero and operates as a word mask by allowing input data to be written if it is low but blocks the write operation if DQM is high.
VDD, VSS	Supply			Power and ground for the input buffers and the core logic.
VDDQ VSSQ	Supply	—	—	Isolated power supply and ground for the output buffers to provide improved noise immunity.




SPB02835

Block Diagram for HYB 39S16400T (2 banks x 4M x 4 SDRAM)



SPB02836

Block Diagram for HYB 39S16800T (2 banks x 1M x 8 SDRAM)



Block Diagram for HYB 39S16160T (2 banks x 512k x 16 SDRAM)

### Operation Definition


All of SDRAM operations are defined by states of control signals  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$ , and DQM at the positive edge of the clock. The following list shows the most important operation commands.

Operation	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	(L/U)DQM
Standby, Ignore $\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$ and Address	H	X	X	X	X
Row Address Strobe and Activating a Bank	L	L	H	H	X
Column Address Strobe and Read Command	L	H	L	H	X
Column Address Strobe and Write Command	L	H	L	L	X
Precharge Command	L	L	H	L	X
Burst Stop Command	L	H	H	L	X
Self Refresh Entry	L	L	L	H	X
Mode Register Set Command	L	L	L	L	X
Write Enable/Output Enable	X	X	X	X	L
Write Inhibit/Output Disable	X	X	X	X	H
No Operation (NOP)	L	H	H	H	X

### Mode Register

For application flexibility, a  $\overline{CAS}$  latency, a burst length, and a burst sequence can be programmed in the SDRAM mode register. The mode set operation must be done before any activate command after the initial power up. Any content of the mode register can be altered by re-executing the mode set command. Both banks must be in precharged state and CKE must be high at least one clock before the mode set operation. After the mode register is set, a Standby or NOP command is required. Low signals of  $\overline{RAS}$ ,  $\overline{CAS}$ , and  $\overline{WE}$  at the positive edge of the clock activate the mode set operation. Address input data at this timing defines parameters to be set as shown in the following table.

**Address Input for Mode Set (Mode Register Operation)**



**Operation Mode**

M11	M10	M9	M8	M7	Mode
0	0	0	0	0	Normal
X	X	1	0	0	Multiple Burst with Single Write

**Burst Type**

M3	Type
0	Sequential
1	Interleave

**CAS Latency**

M6	M5	M4	Latency
0	0	0	Reserve
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	Reserve
1	0	1	Reserve
1	1	0	Reserve
1	1	1	Reserve

**Burst Length**

M2	M1	M0	Length	
			Sequential	Interleave
0	0	0	1	1
0	0	1	2	2
0	1	0	4	4
0	1	1	8	8
1	0	0	Reserve	Reserve
1	0	1	Reserve	Reserve
1	1	0	Reserve	Reserve
1	1	1	Full Page	Reserve

Sequential Burst Addressing								Interleave Burst Addressing							
0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6
2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5
3	4	5	6	7	0	1	2	3	2	1	0	7	6	5	4
4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3
5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2
6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1
7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0

### Read and Write Access Mode

When  $\overline{\text{RAS}}$  is low and both  $\overline{\text{CAS}}$  and  $\overline{\text{WE}}$  are high at the positive edge of the clock, a RAS cycle starts. According to address data, a word line of the selected bank is activated and all of sense amplifiers associated to the word line are fired. A CAS cycle is triggered by setting  $\overline{\text{RAS}}$  high and  $\overline{\text{CAS}}$  low at a clock timing after a necessary delay,  $t_{\text{RCD}}$ , from the RAS timing.  $\overline{\text{WE}}$  is used to define either a read ( $\overline{\text{WE}} = \text{H}$ ) or a write ( $\overline{\text{WE}} = \text{L}$ ) at this stage.

SDRAM provides a wide variety of fast access modes. In a single CAS cycle, serial data read or write operations are allowed at up to a 100 MHz data rate. The numbers of serial data bits are the burst length programmed at the mode set operation, i.e., one of 1, 2, 4, 8 and full page. Column addresses are segmented by the burst length and serial data accesses are done within this boundary. The first column address to be accessed is supplied at the CAS timing and the subsequent addresses are generated automatically by the programmed burst length and its sequence. For example, in a burst length of 8 with interleave sequence, if the first address is '2', then the rest of the burst sequence is 3, 0, 1, 6, 7, 4, and 5.

Similar to the page mode of conventional DRAM's, burst read or write accesses on any column address are possible once the RAS cycle latches sense amplifiers. The maximum  $t_{\text{RAS}}$  or the refresh interval time limits the number of random column accesses. A new burst access can be done even before the previous burst ends. The interrupt operation at every clock cycles is supported. When the previous burst is interrupted, the remaining addresses are overridden by the new address with the full burst length. An interrupt which accompanies with an operation change from a read to a write is possible by exploiting DQM to avoid bus contention.

When two banks are activated sequentially, interleaved bank read or write operations are possible. With the programmed burst length, alternate access and precharge operations on two banks can realize fast serial data access modes among many different pages. Once two banks are activated, column to column interleave operation can be done between two different pages.

### Refresh Mode

SDRAM has two refresh modes, a CAS before RAS (CBR) automatic refresh and a self refresh. All of banks must be precharged before applying any refresh mode. An on-chip address counter increments the word and the bank addresses and no bank information is required for both refresh modes.

The chip enters the automatic refresh mode, when  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are held low and CKE and  $\overline{\text{WE}}$  are held high at a clock timing. The mode restores word line after the refresh and no external precharge command is necessary. A minimum  $t_{\text{RC}}$  time is required between two automatic refresh in a burst refresh mode. The same rule applies to any access command after the automatic refresh operation.

The chip has an on-chip timer and the self refresh mode is available. It enters the mode when  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ , and CKE are low and  $\overline{\text{WE}}$  is high at a clock timing. All of external control signals including the clock are disabled. Returning CKE to high enables the clock and initiates the refresh exit operation. After the exit command, at least one  $t_{\text{RC}}$  delay is required prior to any access command.

**DQM Function**

DQM has two functions for data I/O read write operations. During reads, when it turns to high at a clock timing, data outputs are disabled and become high impedance after two clock delay. It also provides a data mask function for writes. When it activates, the write operation at the next clock is prohibited (zero clock latency).

**Suspend Mode**

During normal access mode, CKE is held high and CLK is enabled. When it is low, it freezes the internal clock and extends data read and write operations. One clock delay is required for mode entry and exit.

**Power Down**

In order to reduce standby power consumption, a power down mode is available. Bringing CKE low enters the power down mode and all of receiver circuits are gated. All banks must be precharged before entering this mode. One clock delay is required for mode entry and exit. The Power Down mode does not perform any refresh operation.

**Precharge**

Two methods are available to precharge SDRAM. In an automatic precharge mode, the CAS timing accepts one extra address, CA10, to determine whether the chip restores or not after the operation. When CA10 is high, it enters the precharge operation automatically at three clocks from of the last burst data in writes and at the same clock as the first burst data in reads. If CA10 is low, the chip needs another way to precharge. In this mode, a separate precharge command is necessary. When RAS and WE are low and CAS is high at a clock timing, it triggers the precharge operation. Two address bits, A10 and A11, are used to define banks as shown in the following list. The precharge command can be imposed at the first data of burst reads. Writes require a time tDPL from the last burst data to apply the precharge command.

**Bank Selection by Address Bits**

	A10	A11
Bank A Only	Low	Low
Bank B Only	Low	High
Both A and B	High	Don't Care

**Power Up Procedure**

All Vdd and Vddq must reach the specified voltage no later than any of input signal voltages. An initial pause of 100usec is required after power on. All banks have to be precharged and a minimum of 2 auto-refresh cycles are required prior to the mode register set operation.

### Absolute Maximum Ratings

Operating temperature range .....	0 to + 70 °C
Storage temperature range.....	- 55 to + 150 °C
Input/output voltage .....	- 1.0 to + 4.6 V
Power supply voltage VDD / VDDQ.....	- 1.0 to + 4.6 V
Power Dissipation .....	1 W
Data out current (short circuit) .....	50 mA

**Note:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### Recommended Operation and DC Characteristics

$T_A = 0$  to 70 °C;  $V_{SS} = 0$  V;  $V_{DD}, V_{DDQ} = 3.3$  V  $\pm$  0.3 V

Parameter	Symbol	Limit Values		Unit
		min.	max.	
Input high voltage	$V_{IH}$	2.0	$V_{CC} + 0.3$	V
Input low voltage	$V_{IL}$	- 0.3	0.8	V
Output high voltage ( $I_{OUT} = - 2.0$ mA)	$V_{OH}$	2.4	-	V
Output low voltage ( $I_{OUT} = 2.0$ mA)	$V_{OL}$	-	0.4	V
Input leakage current, any input ( $0$ V < $V_{IN}$ < 3.6 V, all other inputs = 0 V)	$I_{IL}$	- 1	1	$\mu$ A
Output leakage current (DQ is disabled, $0$ V < $V_{OUT}$ < $V_{CC}$ )	$I_{OL}$	- 1	1	$\mu$ A

### Capacitance

$T_A = 0$  to 70 °C;  $V_{DD} = 3.3$  V  $\pm$  0.3 V,  $f = 1$  MHz

Parameter	Symbol	Limit Values		Unit
		min.	max.	
Input capacitance (A0 to A11)	$C_{11}$	-	4	pF
Input capacitance ( $\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$ , $\overline{CS}$ , CLK, CKE, DQM)	$C_{12}$	-	4	pF
Output capacitance (DQ)	$C_{10}$	-	5	pF

### Operating Currents ( $T_A = 0$ to $70$ °C, $V_{CC} = 3.3$ V $\pm$ 0.3 V

(Recommended Operating Conditions Unless Otherwise Noted)

Parameter	Symbol	Test Condition	$\overline{\text{CAS}}$	-10	-12	Note	
			Latency	max.	max.		
Precharge Standby Current in Power Down Mode	lcc1P	CKE $\leq$ VIL(max), tCK=15 ns		3	3	mA	
	lcc1PS	CKE $\leq$ VIL(max), tCK=Infinity		2	2	mA	
Precharge Standby Current in Non-power down Mode	lcc1N	CKE $\geq$ VIH(min), tCK=15 ns Input Change in every 30ns		30	30	mA	$\overline{\text{CS}}$ = High
	lcc1NS	CKE $\geq$ VIH(min), tCK=Infinity No Input Change		15	15	mA	
Active Standby Current in Power Down Mode	lcc2P	CKE $\leq$ VIL(max), tCK=15 ns		3	3	mA	
	lcc2PS	CKE $\leq$ VIL(max), tCK=Infinity		2	2	mA	
Active Standby Current in Non-power Down Mode	lcc2N	CKE $\geq$ VIH(min), tCK=15 ns Input Change in every 30 ns		35	35	mA	$\overline{\text{CS}}$ = High
	lcc2NS	CKE $\geq$ VIH(min), tCK=Infinity No Input Change		20	20	mA	
Auto (CBR) Refresh Current	lcc3	tRC $\geq$ tRC(min)	1	85	75	mA	1, 2
			2	105	90	mA	1, 2
			3	125	110	mA	1, 2
Self Refresh Current	lcc4	CKE $\leq$ 0.2V		2	2	mA	1, 2
Operating Current	lcc5	Burst Length = 1 tRC $\geq$ tRC (min.) tck $\geq$ tck(min.), I <sub>o</sub> = 0 mA 2 bank interleave operation	1	95	85	mA	1, 2
			2	130	115	mA	1, 2
			3	145	125	mA	1, 2
Burst Operating Current	lcc9	Burst Length = full page trc = infinity tck $\geq$ tck (min.), I <sub>o</sub> = 0 mA 2 banks activated	1	55	45	mA	1, 2
			2	90	80	mA	1, 2
			3	135	120	mA	1, 2

### AC Characteristics 3)4)

$T_A = 0$  to  $70$  °C;  $V_{SS} = 0$  V;  $V_{CC} = 3.3$  V  $\pm$  0.3 V,  $t_T = 1$  ns

Parameter	Symbol	Limit Values				Unit	Note
		-10		-12			
		min	max	min	max		

### Clock and Clock Enable

Clock Cycle Time	$t_{CK}$						
	$\overline{CAS}$ Latency = 3	10		12		ns	
	$\overline{CAS}$ Latency = 2	15		18		ns	
	$\overline{CAS}$ Latency = 1	30		36		ns	
Clock Access Time	$t_{AC}$						
	$\overline{CAS}$ Latency = 3	–	8	–	10	ns	4
	$\overline{CAS}$ Latency = 2	–	10	–	13	ns	
$\overline{CAS}$ Latency = 1	–	27	–	27	ns		
Clock High Pulse Width	$t_{CH}$	3.5	–	4	–	ns	
Clock Low Pulse Width	$t_{CL}$	3.5	–	4	–	ns	
Clock Enable Setup Time	$t_{CKS}$	3	–	3.5	–	ns	
Clock Enable Hold Time	$t_{CKH}$	1	–	1.5	–	ns	
Transition time (rise and fall)	$t_T$	1	30	1	30	ns	

### Common Parameters

Command Setup time	$t_{CS}$	3	–	3.5	–	ns	
Command Hold Time	$t_{CH}$	1	–	1.5	–	ns	
Address and Bank Select Setup Time	$t_{AS}$	3	–	3.5	–	ns	
Address and Bank Select Hold Time	$t_{AH}$	1	–	1.5	–	ns	
$\overline{RAS}$ to $\overline{CAS}$ delay	$t_{RCD}$	30	–	30	–	ns	
Cycle Time	$t_{RC}$	80	120k	96	120k	ns	
Active Command Period	$t_{RAS}$	50	120k	60	120k	ns	
Precharge Time	$t_{RP}$	30	–	36	–	ns	
Bank to Bank Delay Time	$t_{RRD}$	20	–	24	–	ns	
$\overline{CAS}$ to $\overline{CAS}$ delay time (same bank)	$t_{CCD}$	1	–	1	–	CLK	

### Refresh Cycle

Self Refresh Exit Time	$t_{SREX}$	2CLK + $t_{RC}$	–	2CLK + $t_{RC}$	–	ns	5
Refresh Period	$t_{REF}$	–	64	–	64	ms	6

Parameter	Symbol	Limit Values				Unit	Note
		-10		-12			
		min	max	min	max		

### Read Cycle

Data Out Hold Time	$t_{OH}$	3	–	3	–	ns	
Data Out to Low Impedance Time	$t_{LZ}$	0	–	0	–	ns	
Data Out to High Impedance Time	$t_{HZ}$						7
CAS Latency = 3		–	6	–	8	ns	
CAS Latency = 2		–	8	–	11		
CAS Latency = 1		–	25	–	25		
DQM Data Out Disable Latency	$t_{DQZ}$	2	–	2	–	CLK	

### Write Cycle


Data In Setup Time	$t_{DS}$	3	–	3	–	ns	
Data In Hold Time	$t_{DH}$	1	–	1.5	–	ns	
Data input to Precharge	$t_{DP}$	2	–	2	–	CLK	
Data In to Active/refresh	$t_{DA}$	5	–	5	–	CLK	8
DQM Write Mask Latency	$t_{DQW}$	0	–	0	–	CLK	

### Clock Frequency and Latency

Parameter		Symbol	Speed Sort				Unit
			-10		-12		
Clock Frequency	max.	$t_{CK}$	100	66	83	66	MHz
Clock Cycle Time	min.	$t_{CK}$	10	15	12	15	ns
CAS Latency	min.	$t_{AA}$	3	2	3	2	CLK
RAS to CAS Delay	min.	$t_{RCD}$	3	2	3	2	CLK
RAS Latency	min.	$t_{RL}$	6	4	6	4	CLK
Bank Cycle time	min.	$t_{RC}$	8	5	8	7	CLK
Bank Active Cycle Time	min.	$t_{RAS}$	5	3	5	4	CLK
Bank Active Cycle Time	max.	$t_{RAS}$	120	120	120	120	$\mu$ s
Precharge Time	min.	$t_{RP}$	3	2	3	3	CLK
Data In to Precharge	min.	$t_{DPL}$	2	1	2	2	CLK
Data In to Active / Refresh	min.	$t_{DAL}$	5	3	5	5	CLK
Bank to Bank Delay Time	min.	$t_{RRD}$	2	2	2	2	CLK
CAS to CAS delay time	min.	$t_{CCD}$	1	1	1	1	CLK
Write Latency	fixed	$t_{WL}$	0	0	0	0	CLK
DQM Write Mask Latency	fixed	$t_{DQW}$	0	0	0	0	CLK
DQM Data Disable Latency	fixed	$t_{DQZ}$	2	2	2	2	CLK
Clock Suspend Latency	fixed	$t_{CSL}$	1	1	1	1	CLK



Notes:

1. The specified values are valid when addresses are changed no more than once during  $t_{ck}(\text{min.})$  and when No Operation commands are registered on every rising clock edge during  $t_{RC}(\text{min.})$ .
2. The specified values are valid when data inputs (DQ's) are stable during  $t_{RC}(\text{min.})$ .
3. An initial pause of 100  $\mu\text{s}$  is required after power-up, then a Precharge All Banks command must be given followed by 8 Auto Refresh (CBR) cycles before the Mode Register Set Operation can begin.
4. AC timing tests have  $V_{il} = 0.8 \text{ V}$  and  $V_{ih} = 2.0 \text{ V}$  with the timing referenced to the 1.4 V crossover point. The transition time is measured between  $V_{ih}$  and  $V_{il}$ . All AC measurements assume  $t_T = 1 \text{ ns}$  with the AC output load circuit shown.



5. Any time that the refresh Period has been exceeded, a minimum of two Auto (CRB) Refresh commands must be given to "wake-up" the device.
6. Self Refresh Exit is a synchronous operation and begins on the 2nd positive clock edge after CKE returns high. Self Refresh Exit is not complete until a time period equal to  $t_{RC}$  is satisfied once the Self Refresh Exit command is registered.
7. Referenced to the time which the output achieves the open circuit condition, not to output voltage levels.
8.  $t_{DAL}$  is equivalent to  $t_{DPL} + t_{RP}$ .

**Package Outlines**



**Sorts of Packing**


Package outlines for tubes, trays etc. are contained in our Data Book "Package Information".

SMD = Surface Mounted Device


Dimensions in mm

<b>Timing Diagrams</b>	<b>Page</b>
AC Parameters for Write Timing.....	856
AC Parameters for Read Timing.....	857
Mode Register Set.....	858
Power on Sequence and Auto Refresh (CBR).....	859
Clock Suspension During a Burst Read (Using CKE)	
$\overline{\text{CAS}}$ Latency = 1.....	860
$\overline{\text{CAS}}$ Latency = 2.....	861
$\overline{\text{CAS}}$ Latency = 3.....	862
Clock Suspension During a Burst Write (Using CKE)	
$\overline{\text{CAS}}$ Latency = 1.....	863
$\overline{\text{CAS}}$ Latency = 2.....	864
$\overline{\text{CAS}}$ Latency = 3.....	865
Power Down Mode and Clock Mask.....	866
Auto Refresh (CBR).....	867
Self Refresh (Entry and Exit).....	868
Random Column Read (Page within same Bank)	
$\overline{\text{CAS}}$ Latency = 1.....	869
$\overline{\text{CAS}}$ Latency = 2.....	870
$\overline{\text{CAS}}$ Latency = 3.....	871
Random Column Write (Page within same Bank)	
$\overline{\text{CAS}}$ Latency = 1.....	872
$\overline{\text{CAS}}$ Latency = 2.....	873
$\overline{\text{CAS}}$ Latency = 3.....	874
Random Row Read (Interleaving Banks)	
$\overline{\text{CAS}}$ Latency = 1.....	875
$\overline{\text{CAS}}$ Latency = 2.....	876
$\overline{\text{CAS}}$ Latency = 3.....	877
Random Row Write (Interleaving Banks)	
$\overline{\text{CAS}}$ Latency = 1.....	878
$\overline{\text{CAS}}$ Latency = 2.....	879
$\overline{\text{CAS}}$ Latency = 3.....	880
Read And Write Cycle	
$\overline{\text{CAS}}$ Latency = 1.....	881
$\overline{\text{CAS}}$ Latency = 2.....	882
$\overline{\text{CAS}}$ Latency = 3.....	883


Timing Diagrams	Page
Interleaved Column Read Cycle	
$\overline{\text{CAS}}$ Latency = 1 .....	884
$\overline{\text{CAS}}$ Latency = 2 .....	885
$\overline{\text{CAS}}$ Latency = 3 .....	886
Interleaved Column Write Cycle	
$\overline{\text{CAS}}$ Latency = 1 .....	887
$\overline{\text{CAS}}$ Latency = 2 .....	888
$\overline{\text{CAS}}$ Latency = 3 .....	889
Auto Precharge after a Read Burst	
$\overline{\text{CAS}}$ Latency = 1 .....	890
$\overline{\text{CAS}}$ Latency = 2 .....	891
$\overline{\text{CAS}}$ Latency = 3 .....	892
Auto Precharge after a Write Burst	
$\overline{\text{CAS}}$ Latency = 1 .....	893
$\overline{\text{CAS}}$ Latency = 2 .....	894
$\overline{\text{CAS}}$ Latency = 3 .....	895
Full Page Read Cycle	
$\overline{\text{CAS}}$ Latency = 1 .....	896
$\overline{\text{CAS}}$ Latency = 2 .....	897
$\overline{\text{CAS}}$ Latency = 3 .....	898
Full Page Write Cycle	
$\overline{\text{CAS}}$ Latency = 1 .....	899
$\overline{\text{CAS}}$ Latency = 2 .....	900
$\overline{\text{CAS}}$ Latency = 3 .....	901
Byte Write Operation.....	902
Burst Read and Single Write Operation.....	903
Full Page Burst Read and Single Write Operation.....	904
Random Row Read (Interleaving Banks).....	905
Full Page Random Column Read .....	906
Full Page Random Column Write .....	907
Precharge Termination of a Burst	
$\overline{\text{CAS}}$ Latency = 1 .....	908
$\overline{\text{CAS}}$ Latency = 2 .....	909
$\overline{\text{CAS}}$ Latency = 3 .....	910
$\overline{\text{CS}}$ Function (Only $\overline{\text{CS}}$ signal needs to be asserted at minimum rate).....	911











**Power on Sequence and Auto Refresh (CBR)**




























Self Refresh (Entry and Exit)


























Burst Length = 8, CAS Latency = 3


Random Row Read (Interleaving Banks) (3 of 3)


























Burst Length = 4, CAS Latency = 3


Interleaved Column Read Cycle (3 of 3)





























Full Page Read Cycle (1 of 3) Burst Length = Full Page, CAS Latency = 1





































**Precharge Termination of a Burst (2 of 3)** Burst Length = 8 or Full Page, CAS Latency = 2



**Precharge Termination of a Burst (3 of 3)** Burst Length = 4,8 or Full Page, CAS Latency = 3





## Complete List of Operation Commands

### SDRAM FUNCTION TRUTH TABLE

CURRENT STATE <sup>1</sup>	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	BS	Addr	ACTION
Idle	H	X	X	X	X	X	NOP or Power Down
	L	H	H	H	X	X	NOP
	L	H	H	L	BS	X	ILLEGAL <sup>2</sup>
	L	H	L	X	BS	X	ILLEGAL <sup>2</sup>
	L	L	H	H	BS	RA	Row (&Bank) Active; Latch Row Address
	L	L	H	L	BS	A10	NOP <sup>4</sup>
	L	L	L	H	X	X	Auto-Refresh or Self-Refresh <sup>5</sup>
	L	L	L	L	Op-	Code	Mode reg. Access <sup>5</sup>
Row Active	H	X	X	X	X	X	NOP
	L	H	H	X	X	X	NOP
	L	H	L	H	BS	CA,A1	Begin Read; Latch CA; Determine AP
	L	H	L	L	BS	0	Begin Write; Latch CA; Determine AP
	L	L	H	H	BS	CA,A1	ILLEGAL <sup>2</sup>
	L	L	H	L	BS	0	Precharge
	L	L	L	X	X	X	ILLEGAL
	L	L	L	X	A10	X	
Read	H	X	X	X	X	X	NOP (Continue Burst to End;>Row Active)
	L	H	H	H	X	X	NOP (Continue Burst to End;>Row Active)
	L	H	H	L	BS	X	Burst Stop Command > Row Active
	L	H	L	H	BS	CA,A1	Term Burst, New Read, Determine AP <sup>3</sup>
	L	H	L	L	BS	0	Term Burst, Start Write, Determine AP <sup>3</sup>
	L	L	H	H	BS	CA,A1	ILLEGAL <sup>2</sup>
	L	L	H	L	BS	0	Term Burst, Precharge
	L	L	L	X	X	X	ILLEGAL
L	L	L	X	A10	X		
Write	H	X	X	X	X	X	NOP (Continue Burst to End;>Row Active)
	L	H	H	H	X	X	NOP (Continue Burst to End;>Row Active)
	L	H	H	L	BS	X	Burst Stop Command > Row Active
	L	H	L	H	BS	CA,A1	Term Burst, Start Read, Determine AP <sup>3</sup>
	L	H	L	L	BS	0	Term Burst, New Write, Determine AP <sup>3</sup>
	L	L	H	H	BS	CA,A1	ILLEGAL <sup>2</sup>
	L	L	H	L	BS	0	Term Burst, Precharge <sup>3</sup>
	L	L	L	X	X	X	ILLEGAL
L	L	L	X	A10	X		
Read with Auto Precharge	H	X	X	X	X	X	NOP (Continue Burst to End;> Precharge)
	L	H	H	H	X	X	NOP (Continue Burst to End;> Precharge)
	L	H	H	L	BS	X	ILLEGAL <sup>2</sup>
	L	H	L	H	BS	X	ILLEGAL <sup>2</sup>
	L	H	L	L	X	X	ILLEGAL
	L	L	H	H	BS	X	ILLEGAL <sup>2</sup>
	L	L	H	L	BS	A10	ILLEGAL <sup>2</sup>
	L	L	L	X	X	X	ILLEGAL

**SDRAM FUNCTION TRUTH TABLE (cont'd)**

CURRENT STATE <sup>1</sup>	CS	RAS	CAS	WE	BS	Addr	ACTION
Write with Auto Precharge	H	X	X	X	X	X	NOP (Continue Burst to End;> Precharge)
	L	H	H	H	X	X	NOP (Continue Burst to End;> Precharge)
	L	H	H	L	BS	X	ILLEGAL <sup>2</sup>
	L	H	L	H	BS	X	ILLEGAL <sup>2</sup>
	L	H	L	L	X	X	ILLEGAL
	L	L	H	H	BS	X	ILLEGAL <sup>2</sup>
	L	L	H	L	BS	A10	ILLEGAL <sup>2</sup>
L	L	L	X	X	X	ILLEGAL	
Precharging	H	X	X	X	X	X	NOP:> Idle after tRP
	L	H	H	H	X	X	NOP:> Idle after tRP
	L	H	H	L	BS	X	ILLEGAL <sup>2</sup>
	L	H	L	X	BS	X	ILLEGAL <sup>2</sup>
	L	L	H	H	BS	X	ILLEGAL <sup>2</sup>
	L	L	H	L	BS	A10	NOP <sup>4</sup>
	L	L	L	X	X	X	ILLEGAL
Row Activating	H	X	X	X	X	X	NOP:> Row Active after tRCD
	L	H	H	H	X	X	NOP:> Row Active after tRCD
	L	H	H	L	BS	X	ILLEGAL <sup>2</sup>
	L	H	L	X	BS	X	ILLEGAL <sup>2</sup>
	L	L	H	H	BS	X	ILLEGAL <sup>2</sup>
	L	L	H	L	BS	A10	ILLEGAL <sup>2</sup>
	L	L	L	X	X	X	ILLEGAL
Write Recovering	H	X	X	X	X	X	NOP
	L	H	H	H	X	X	NOP
	L	H	H	L	BS	X	ILLEGAL <sup>2</sup>
	L	H	L	X	BS	X	ILLEGAL <sup>2</sup>
	L	L	H	H	BS	X	ILLEGAL <sup>2</sup>
	L	L	H	L	BS	A10	ILLEGAL <sup>2</sup>
	L	L	L	X	X	X	ILLEGAL
Refreshing	H	X	X	X	X	X	NOP:> Idle after tRC
	L	H	H	X	X	X	NOP:> Idle after tRC
	L	H	L	X	X	X	ILLEGAL
	L	L	H	X	X	X	ILLEGAL
	L	L	L	X	X	X	ILLEGAL
Mode Register Accessing	H	X	X	X	X	X	NOP
	L	H	H	H	X	X	NOP
	L	H	H	L	X	X	ILLEGAL
	L	H	L	X	X	X	ILLEGAL
	L	L	X	X	X	X	ILLEGAL

**CLOCK ENABLE (CKE) TRUTH TABLE:**

STATE(n)	CKE n-1	CKE n	CS	RAS	CAS	WE	Addr	ACTION
Self-Refresh <sup>6</sup>	H	X	X	X	X	X	X	INVALID
	L	H	H	X	X	X	X	EXIT Self-Refresh, Idle after tRC
	L	H	L	H	H	H	X	EXIT Self-Refresh, Idle after tRC
	L	H	L	H	H	L	X	ILLEGAL
	L	H	L	H	L	X	X	ILLEGAL
	L	H	L	L	L	X	X	ILLEGAL
	L	L	X	X	X	X	X	NOP (Maintain Self-Refresh)
Power-Down	H	X	X	X	X	X	X	INVALID
	L	H	H	X	X	X	X	EXIT Power-Down, > Idle.
	L	H	L	H	H	H	X	EXIT Power-Down, > Idle.
	L	H	L	H	H	L	X	ILLEGAL
	L	H	L	H	L	X	X	ILLEGAL
	L	H	L	L	L	X	X	ILLEGAL
	L	L	X	X	X	X	X	NOP (Maintain Low-Power Mode)
All. Banks Idle <sup>7</sup>	H	H	X	X	X	X	X	Refer to the function truth table
	H	L	H	X	X	X	X	Enter Power- Down
	H	L	L	H	H	H	X	Enter Power- Down
	H	L	L	H	H	L	X	ILLEGAL
	H	L	L	H	L	X	X	ILLEGAL
	H	L	L	L	H	X	X	ILLEGAL
	H	L	L	L	L	H	X	Enter Self-Refresh
	L	L	L	L	L	L	X	ILLEGAL
Any State other than listed above	L	L	X	X	X	X	X	NOP
	H	H	X	X	X	X	X	Refer to the function truth table
	H	L	X	X	X	X	X	Begin Clock Suspend next cycle <sup>8</sup>
	L	H	X	X	X	X	X	Exit Clock Suspend next cycle <sup>8</sup> .
	L	L	X	X	X	X	X	Maintain Clock Suspend.

**ABBREVIATIONS:**

RA = Row Address                      BS = Bank Address  
CA = Column Address                AP = Auto Precharge

**Notes for SDRAM function truth table :**

1. Current State is state of the bank determined by BS. All entries assume that CKE was active (HIGH) during the preceding clock cycle.
2. Illegal to bank in specified state; Function may be legal in the bank indicated by BS, depending on the state of that bank.
3. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
4. NOP to bank precharging or in Idle state. May precharge bank(s) indicated by BS (and A10).
5. Illegal if any bank is not Idle.
6. CKE Low to High transition will re-enable CLK and other inputs asynchronously. A minimum setup time must be satisfied before any command other than EXIT.
7. Power-Down and Self-Refresh can be entered only from the All Banks Idle State.
8. Must be legal command as defined in the SDRAM function truth table.