


### FEATURES

- ECL COMPATIBLE
- ULTRA HIGH SPEED
  - UPG704B-10  $f_{\phi MAX} = 1$  GHz MIN Clock Speed
  - UPG704B-15  $f_{\phi MAX} = 1.5$  GHz MIN Clock Speed
  - UPG704B-20  $f_{\phi MAX} = 2$  GHz MIN Clock Speed
  - UPG704B-25  $f_{\phi MAX} = 2.5$  GHz MIN Clock Speed
- HERMETIC CERAMIC PACKAGE ASSURES HIGH RELIABILITY

### OUTLINE DIMENSIONS (Units in mm)



#### PIN CONNECTIONS

- |             |               |          |
|-------------|---------------|----------|
| 1. DIN4     | 8. Vss2       | 15. Out  |
| 2. DIN3     | 9. Vss1       | 16. Out  |
| 3. DIN2     | 10. SEL       | 17. VDD2 |
| 4. DIN1     | 11. CKOUT     | 18. VDD1 |
| 5. CK2      | 12. VDD2      | 19. Vss1 |
| 6. CK1      | 13. 1/4 CKOUT | 20. Vss2 |
| 7. 1/4 CKIN | 14. VDD1      |          |

### DESCRIPTION AND APPLICATIONS

UPG704B is a GaAs 4 to 1 multiplexer that operates at 1, 1.5, 2 and 2.5 GHz (min.) clock rates. It can interface directly with ECL logic and power supply levels.

It is designed as a multiplexer for high speed digital data transmission systems, digital instrumentation and digital RF memories. The UPG704B is housed in a hermetic 20-pin ceramic package for high reliability.

### ELECTRICAL CHARACTERISTICS (TA = 25°C)

PART NUMBER				UPG704B-10, 704B-15, 704B-20, 704B-25		
SYMBOLS	PARAMETERS	TEST CONDITIONS	UNITS	MIN.	TYP.	MAX.
I <sub>SS2</sub>	Supply Current	VDD1 = VDD2 = 0 V Vss1 = -2 V Vss2 = -5.2 V	mA		160	
V <sub>OH</sub>	High Level Output Voltage <sup>1</sup>		V	-1	-0.8	-0.6
V <sub>OL</sub>	Low Level Output Voltage <sup>1</sup>		V	-2	-1.8	-1.6
I <sub>DD1</sub> <sup>4</sup>	Supply Current		mA		196	
V <sub>TH</sub>	Threshold Voltage		V		-1.3	
f $\phi$ <sub>MAX</sub>	Maximum Clock Frequency UPG704B-10 UPG704B-15 UPG704B-20 UPG704B-25		GHz	1		
			GHz	1.5		
			GHz	2		
			GHz	2.5		
$\phi$	Phase Margin <sup>3</sup>		deg.			200
t <sub>PD</sub>	Propagation Delay	ps			800	
t <sub>R</sub>	Output Rise Time <sup>2</sup>	ps			150	
t <sub>F</sub>	Output Fall Time <sup>2</sup>	ps			150	


#### Notes:

1. The value in case 50  $\Omega$  load resistance is connected between output and V<sub>TT</sub> (-2 V) terminal. V<sub>TT</sub> is the terminating voltage of the external 50  $\Omega$  load resistance.
2. The time from 20% to 80% of output voltage amplitude.
3. The phase difference between data and clock at 2 GHz.
4. Test condition: VDD1 = VDD2 = +2 V; Vss1 = Ground; Vss2 = -3.2 V.

**ABSOLUTE MAXIMUM RATINGS** (TA = 25°C)


SYMBOLS	PARAMETERS	UNITS	RATINGS
VDD1, VDD2	Supply Voltage	V	+4
VSS1	Terminating Voltage	V	VDD1, VDD2 -4
VSS2	Supply Voltage	V	-8
VIN	Input Voltage	V	VDD1, VDD2 - VSS2
TSTG	Storage Temperature	°C	-65 to +175
Tc(OPT)	Operating Case Temperature	°C	-65 to +125
Pr	Total Power Dissipation	W	1.7

**LOGIC DIAGRAM**



\* SEL, the input terminal for CK1 or CK2 selecting signal.

FUNCTIONAL WAVEFORMS



**Notes:**

1. When a high level voltage (-0.8 V) is applied to SEL terminal the CK1 is selected and it will also be synchronized with the 1/4 CK signal. It is necessary to apply an input to the 1/4 CK<sub>in</sub> terminal.
2. When the low level voltage is applied to SEL terminal, CK2 is selected and 1/4 CK signal is generated internally.
3. When SEL terminal is kept open, the low level voltage is generated internally.

**Testing and Handling Procedure:**

1. Test condition: V<sub>DD1</sub> = V<sub>DD2</sub> = +2 V; V<sub>SS1</sub> = Ground; V<sub>SS2</sub> = -3.2 V.
2. The metallized section on the back surface of the package is used as a heat sink, and is electrically connected with the V<sub>SS2</sub> terminal (V<sub>SS2</sub> = -5.2 normally). Do not ground the metallized section to GND (0 V). This is to prevent a short circuit between V<sub>DD</sub> (V<sub>DD</sub> = 0 V normally) and V<sub>SS2</sub> or some other terminals.
3. When handling the device a ground strap should be used to prevent Electric Static Discharge (ESD) that can damage the GaAs MES FETs in the IC.