



1GB – 2x64Mx64 DDR SDRAM, UNBUFFERED, FBGA

FEATURES

- Fast data transfer rate: PC-2100, PC-2700 and PC3200
- Clock speeds of 133 MHz, 166 MHz and 200MHz
- Supports ECC error detection and correction
- Bi-directional data strobes (DQS)
- Differential clock inputs (CK & CK#)
- Programmable Read Latency 3 and 4 (clock)
- Programmable Burst Length (2, 4 or 8)
- Programmable Burst type (sequential & interleave)
- Edge aligned data output, center aligned data input
- Auto and self refresh
- Serial presence detect (SPD) with EEPROM
- $V_{CC} = V_{CCQ} = +2.6V \pm 0.1V$ (200MHz)
- $V_{CC} = V_{CCQ} = +2.5V \pm 0.2V$ (133 and 166MHz)
- Gold edge contacts
- Dual Rank
- JEDEC standard 200 pin, small-outline, SO-DIMM package
 - PCB height option:
D4: 31.75 mm (1.25")

NOTE: Consult factory for availability of:

- RoHS compliant products
- Vendor source control options
- Industrial temperature option

DESCRIPTION

The W3EG264M64EFSU is a 2x64Mx64 Double Data Rate SDRAM memory module based on 512Mb DDR SDRAM components. The module consists of sixteen 64Mx8 DDR SDRAMs in FBGA packages mounted on a 200 pin FR4 substrate.

Synchronous design allows precise cycle control with the use of system clock. Data I/O transactions are possible on both edges and Burst Lengths allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

* This product is under development, is not qualified or characterized and is subject to change or cancellation without notice.

OPERATING FREQUENCIES


	DDR400@CL=3	DDR333@CL=2.5	DDR266@CL=2	DDR266@CL=2.5
Clock Speed	200MHz	166MHz	133MHz	133MHz
CL-trCD-trP	3-3-3	2.5-3-3	2-2-2	2.5-3-3

**PIN CONFIGURATION**


PIN#	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL
1	VREF	51	Vss	101	A9	151	DQ42
2	VREF	52	Vss	102	A8	152	DQ46
3	Vss	53	DQ19	103	Vss	153	DQ43
4	Vss	54	DQ23	104	Vss	154	DQ47
5	DQ0	55	DQ24	105	A7	155	Vcc
6	DQ4	56	DQ28	106	A6	156	Vcc
7	DQ1	57	Vcc	107	A5	157	Vcc
8	DQ5	58	Vcc	108	A4	158	CK1#
9	Vcc	59	DQ25	109	A3	159	Vss
10	Vcc	60	DQ29	110	A2	160	CK1
11	DQS0	61	DQS3	111	A1	161	Vss
12	DM0	62	DM3	112	A0	162	Vss
13	DQ2	63	Vss	113	Vcc	163	DQ48
14	DQ6	64	Vss	114	Vcc	164	DQ52
15	Vss	65	DQ26	115	A10	165	DQ49
16	Vss	66	DQ30	116	BA1	166	DQ53
17	DQ3	67	DQ27	117	BA0	167	Vcc
18	DQ7	68	DQ31	118	RAS#	168	Vcc
19	DQ8	69	Vcc	119	WE#	169	DQS6
20	DQ12	70	Vcc	120	CAS#	170	DM6
21	Vcc	71	DNU	121	CS0#	171	DQ50
22	Vcc	72	DNU	122	CS1#	172	DQ54
23	DQ9	73	DNU	123	NC	173	Vss
24	DQ13	74	DNU	124	NC	174	Vss
25	DQS1	75	Vss	125	Vss	175	DQ51
26	DM1	76	Vss	126	Vss	176	DQ55
27	Vss	77	DNU	127	DQ32	177	DQ56
28	Vss	78	DNU	128	DQ36	178	DQ60
29	DQ10	79	DNU	129	DQ33	179	Vcc
30	DQ14	80	DNU	130	DQ37	180	Vcc
31	DQ11	81	Vcc	131	Vcc	181	DQ57
32	DQ15	82	Vcc	132	Vcc	182	DQ61
33	Vcc	83	DNU	133	DQS4	183	DQS7
34	Vcc	84	DNU	134	DM4	184	DM7
35	CK0	85	NC	135	DQ34	185	Vss
36	Vcc	86	DNU	136	DQ38	186	Vss
37	CK0#	87	Vss	137	Vss	187	DQ58
38	Vss	88	Vss	138	Vss	188	DQ62
39	Vss	89	DNU	139	DQ35	189	DQ59
40	Vss	90	Vss	140	DQ39	190	DQ63
41	DQ16	91	DNU	141	DQ40	191	Vcc
42	DQ20	92	Vcc	142	DQ44	192	Vcc
43	DQ17	93	Vcc	143	Vcc	193	SDA
44	DQ21	94	Vcc	144	Vcc	194	SA0
45	Vcc	95	CKE1	145	DQ41	195	SCL
46	Vcc	96	CKE0	146	DQ45	196	SA1
47	DQS2	97	NC	147	DQS5	197	VCCSPD
48	DM2	98	NC	148	DM5	198	SA2
49	DQ18	99	A12	149	Vss	199	NC
50	DQ22	100	A11	150	Vss	200	Vss

PIN NAMES

Symbol	Description
A0-A12	Address input
BA0, BA1	Bank Address
DQ0-DQ63	Input/Output: Data I/Os, Data bus
CB0-CB7	Input/Output: Check Bits
CK0, CK0# CK1, CK1# CK2, CK2#	Clock Input
CKE0-CKE1	Clock Enable Input
CS0#-CS1#	Chip Select Input
WE#, CAS#, RAS#	Command Input
DQS0-DQS8	Data Strobe
DM0-DM8	Data Write Mask
Vcc	Supply: Power Supply: +2.5V ±0.2V
VCCSPD	Supply: Serial EEPROM Positive Power Supply
VREF	Supply: SSTL_2 reference voltage
Vss	Supply: Ground
SCL	Serial Clock
SA0-SA2	Presence Detect Address Input
SDA	Input/Output: Serial Presence- Detect Data
NC	No Connect
DNU	Do Not Use



FUNCTIONAL BLOCK DIAGRAM



Note: 1. All resistor values are 22Ω unless otherwise specified.

**DC ELECTRICAL CHARACTERISTICS**

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS
Supply Voltage	V_{CC}	2.3	2.7	V
I/O Supply Voltage	V_{CCQ}	2.3	2.7	V
I/O Reference Voltage	V_{REF}	$0.49 \times V_{CCQ}$	$0.51 \times V_{CCQ}$	V
I/O Termination Voltage (system)	V_{TT}	$V_{REF} - 0.04$	$V_{REF} + 0.04$	V
Input High (Logic 1) Voltage	V_{IH}	$V_{REF} + 0.15$	$V_{CC} + 0.3$	V
Input Low (Logic 0) Voltage	V_{IL}	-0.3	$V_{REF} - 0.15$	V
High Current ($V_{OUT} = V_{CCQ} - 0.373V$, minimum V_{REF} , minimum V_{TT})	V_{OH}	-16.8	—	mA
Low Current ($V_{OUT} = 0.373V$, maximum V_{REF} , maximum V_{TT})	V_{OL}	16.8	—	mA

CAPACITANCE

PARAMETER	SYMBOL	MAX	UNITS
Input/Output Capacitance: DQ, DQS, DM	C_{I0}	12	pF
Input Capacitance: Command and Address	C_{I1}	47	pF
Input Capacitance: CK, CK#,	C_{I2}	25	pF
Input Capacitance: CKE, S#	C_{I3}	25	pF



I_{DD} SPECIFICATIONS AND CONDITIONS

0°C ≤ T_A ≤ +70°C; V_{CC}, V_{CCQ} = +2.5V ±0.2V

DDR400: V_{CC} = V_{CCQ} = +2.6V ±0.2V

PARAMETER/CONDITION	SYM	MAX				UNITS
		DDR400 @CL=3	DDR333 @CL=2.5	DDR266 @CL=2	DDR266 @CL=2.5	
OPERATING CURRENT: One device bank; Active-Precharge; t _{RC} = t _{RC} (MIN); t _{CK} = t _{CK} (MIN); DQ, DM and DQS inputs changing once per clock cycle; Address and control inputs changing once every two clock cycles	I _{DD0}	2475	2070	2070	1845	mA
OPERATING CURRENT: One device bank; Active-Read-Precharge; Burst = 4; t _{RC} = t _{RC} (MIN); t _{CK} = t _{CK} (MIN); I _{OUT} = 0mA; Address and control inputs changing once per clock cycle	I _{DD1}	2745	2340	2340	2115	mA
PRECHARGE POWER-DOWN STANDBY CURRENT: All device banks idle; Power-down mode; t _{CK} = t _{CK} (MIN); CKE = (LOW)	I _{DD2P}	90	90	90	90	mA
IDLE STANDBY CURRENT: CS# = HIGH; All device banks are idle; t _{CK} = t _{CK} (MIN); CKE = HIGH; Address and other control inputs changing once per clock cycle. V _{IN} = V _{REF} for DQ, DQS, and DM	I _{DD2F}	990	810	810	720	mA
ACTIVE POWER-DOWN STANDBY CURRENT: One device bank active; Power-down mode; t _{CK} = t _{CK} (MIN); CKE = LOW	I _{DD3P}	810	630	630	540	mA
ACTIVE STANDBY CURRENT: CS# = HIGH; CKE = HIGH; One device bank active; t _{RC} = t _{RAS} (MAX); t _{CK} = t _{CK} (MIN); DQ, DM and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle	I _{DD3N}	1080	900	900	810	mA
OPERATING CURRENT: Burst = 2; Reads; Continuous burst; One device bank active; Address and control inputs changing once per clock cycle; t _{CK} = t _{CK} (MIN); I _{OUT} = 0mA	I _{DD4R}	2790	2385	2385	2115	mA
OPERATING CURRENT: Burst = 2; Writes; Continuous burst; One device bank active; Address and control inputs changing once per clock cycle; t _{CK} = t _{CK} (MIN); DQ, DM, and DQS inputs changing twice per clock cycle	I _{DD4W}	2790	2295	2295	2025	mA
AUTO REFRESH BURST CURRENT: t _{REFC} = t _{RFC} (MIN)	I _{DD5}	4185	3510	3510	3330	mA
SELF REFRESH CURRENT: CKE ≤ 0.2V	I _{DD6}	90	90	90	90	mA
OPERATING CURRENT: Four device bank interleaving READs (Burst = 4) with auto precharge, t _{RC} = minimum t _{RC} allowed; t _{CK} = t _{CK} (MIN); Address and control inputs change only during Active READ, or WRITE commands	I _{DD7}	5130	4545	4545	3960	mA



DDR SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

0°C ≤ T_A ≤ +70°C; V_{CC} = V_{CCQ} = +2.5V ±0.2V

AC CHARACTERISTICS			403		335		262		265		UNITS	NOTES
PARAMETER		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
Access window of DQs from CK/CK#		t _{AC}	-0.65	+0.65	-0.70	+0.70	-0.75	+0.75	-0.75	0.75	ns	
CK high-level width		t _{CH}	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	t _{CK}	26
CK low-level width		t _{CL}	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	t _{CK}	26
Clock cycle time	CL = 3	t _{CK} (3)	5	10							ns	39, 44
	CL = 2.5	t _{CK} (2.5)			6	13	7.5	13	7.5	13	ns	39, 44
	CL = 2	t _{CK} (2)			7.5	13	7.5	13	7.5/10	13	ns	39, 44
DQ and DM input hold time relative to DQS		t _{DH}	0.40		0.45		0.5		0.5		ns	23, 27
DQ and DM input setup time relative to DQS		t _{DS}	0.40		0.45		0.5		0.5		ns	23, 27
DQ and DM input pulse width (for each input)		t _{DIPW}	1.75		1.75		1.75		1.75		ns	27
Access window of DQS from CK/CK#		t _{DQSCK}	-0.55	+0.55	-0.60	+0.60	-0.75	+0.75	-0.75	+0.75	ns	
DQS input high pulse width		t _{DQSH}	0.35		0.35		0.35		0.35		t _{CK}	
DQS input low pulse width		t _{DQSL}	0.35		0.35		0.35		0.35		t _{CK}	
DQS-DQ skew, DQS to last DQ valid, per group, per access		t _{DQSQ}		0.4		0.4		0.5		0.5	ns	22, 23
Write command to first DQS latching transition		t _{DQSS}	0.72	1.25	0.75	1.25	0.75	1.25	0.75	1.25	t _{CK}	
DQS falling edge to CK rising - setup time		t _{DSS}	0.20		0.20		0.20		0.2		t _{CK}	
DQS falling edge from CK rising - hold time		t _{DSH}	0.20		0.20		0.20		0.2		t _{CK}	
Half clock period		t _{HP}	t _{CH} , t _{CL}		t _{CH} , t _{CL}		t _{CH} , t _{CL}		t _{CH} , t _{CL}		ns	30
Data-out high-impedance window from CK/CK#		t _{HZ}		+0.65		+0.70		+0.75		+0.75	ns	16, 36
Data-out low-impedance window from CK/CK#		t _{LZ}	-0.65	+0.65	-0.70		-0.75		-0.75		ns	16, 36
Address and control input hold time (fast slew rate)		t _{IHF}	0.60		0.75		0.90		0.90		ns	12
Address and control input setup time (fast slew rate)		t _{ISF}	0.60		0.75		0.90		0.90		ns	12
Address and control input hold time (slow slew rate)		t _{IHS}	0.8		0.8		1		1		ns	12



DDR SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)


0°C < T_A < +70°C; V_{CC} = V_{CCQ} = +2.5V ±0.2V

AC CHARACTERISTICS		403		335		262		265		UNITS	NOTES
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
Address and control input setup time (slow slew rate)	t _{ISS}	0.8		0.8		1		1	ns	12	
Address and Control input pulse width (for each input)	t _{IPW}	2.2		2.2		2.2		2.2		ns	
LOAD MODE REGISTER command cycle time	t _{M RD}	12		12		15		15		ns	
DQ-DQS hold, DQS to first DQ to go non-valid, per access	t _{QH}	t _{HP} - t _{QHS}		t _{HP} - t _{QHS}		t _{HP} - t _{QHS}		t _{HP} - t _{QHS}		ns	22, 23
Data hold skew factor	t _{QHS}		0.50		0.50		0.75		0.75	ns	
ACTIVE to PRECHARGE command	t _{RAS}	40	70,000	42	70,000	40	120,000	40	120,000	ns	30, 47
ACTIVE to READ with Auto precharge command	t _{RAP}	15		18		15		20		ns	
ACTIVE to ACTIVE/AUTO REFRESH command period	t _{RC}	55		60		60		65		ns	
AUTO REFRESH command period	t _{RFC}	70		72		75		78		ns	42
ACTIVE to READ or WRITE delay	t _{RCD}	15		18		15		20		ns	
PRECHARGE command period	t _{RP}	15		18		15		20		ns	
DQS read preamble	t _{RPRE}	0.9	1.1	0.9	1.1	0.9	1.1	0.9	1.1	t _{CK}	37
DQS read postamble	t _{RPST}	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	t _{CK}	37
ACTIVE bank a to ACTIVE bank b command	t _{R RD}	10		12		15		15		ns	
DQS write preamble	t _{WPRE}	0.25		0.25		0.25		0.25		t _{CK}	
DQS write preamble setup time	t _{WPRES}	0		0		0		0		ns	18, 19
DQS write postamble	t _{WPST}	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	t _{CK}	17
Write recovery time	t _{WR}	15		15		15		15		ns	
Internal WRITE to READ command delay	t _{WTR}	1		1		1		1		t _{CK}	
Data valid output window	NA	t _{QH} - t _{DQSQ}		t _{QH} - t _{DQSQ}		t _{QH} - t _{DQSQ}		t _{QH} - t _{DQSQ}		ns	22
REFRESH to REFRESH command interval	t _{REFC}		70.3		70.3		70.3		70.3	μs	21
Average periodic refresh interval	t _{REFI}		7.8		7.8		7.8		7.8	μs	21
Terminating voltage delay to VDD	t _{VTD}	0		0		0		0		ns	
Exit SELF REFRESH to non-READ command	t _{XSNR}	75		75		75		75	ns		
Exit SELF REFRESH to READ command	t _{XSRD}	200		200		200		200		t _{CK}	




Notes


1. All voltages referenced to V_{SS}
2. Tests for AC timing, I_{DD} , and electrical AC and DC characteristics may be conducted at normal reference / supply voltage levels, but the related specifications and device operations are guaranteed for the full voltage range specified.
3. Outputs are measured with equivalent load:




4. AC timing and I_{DD} tests may use a V_{IL} -to- V_{IH} swing of up to 1.5V in the test environment, but input timing is still referenced to V_{REF} (or to the crossing point for CK/CK#), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals used to test the device is 1V/ns in the range between $V_{IL}(AC)$ and $V_{IH}(AC)$.
5. The AC and DC input level specifications are defined in the SSTL_2 standard (i.e., the receiver will effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above [below] the DC input LOW [high] level).
6. For slew rates less than 1V/ns and greater than or equal to 0.5V/ns. If the slew rate is less than 0.5V/ns, timing must be derated: t_{is} has an additional 50ps per each 100mV/ns reduction in slew rate from the 500mV/ns. t_{IH} has 0ps added, that is, it remains constant. If the slew rate exceeds 4.5V/ns, functionality is uncertain. For 403 and 335, slew rates must be greater than or equal to 0.5V/ns.
7. Inputs are not recognized as valid until V_{REF} stabilizes. Exception: during the period before V_{REF} stabilizes, $CKE \leq 0.3 \times V_{CCQ}$ is recognized as LOW.
8. t_{HZ} and t_{LZ} transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving (HZ) and begins driving (LZ).
9. The intent of the "Don't Care" state after completion of the postamble is the DQS-driven signal should either be HIGH, LOW, or high-Z, and that any signal transition within the input switching region must follow valid input requirements. That is, if DQS transitions HIGH (above V_{IHDC} (MIN)) then it must not transition LOW (below V_{IHDC}) prior to t_{DQSH} (MIN).
10. This is not a device limit. The device will operate with a negative value, but system performance could be degraded due to bus turnaround.
11. It is recommended that DQS be valid (HIGH or LOW) on or before the WRITE command. The case shown (DQS going from High-Z to logic LOW) applies when no WRITES were previously in progress on the bus. If a previous WRITE was in progress, DQS could be high during this time, depending on t_{DQSS} .
12. The refresh period is 64ms. This equates to an average refresh rate of 7.8125μs. However, an AUTO REFRESH command must be asserted at least once every 70.3μs; burst refreshing or posting by the DRAM controller greater than eight refresh cycles is not allowed.
13. The valid data window is derived by achieving other specifications - t_{HP} ($t_{CK}/2$), t_{DQSQ} , and t_{QH} ($t_{QH} = t_{HP} - t_{QHS}$). The data valid window derates directly proportional with the clock duty cycle and a practical data valid window can be derived. The clock is allowed a maximum duty cycled variation of 45/55. Functionality is uncertain when operating beyond a 45/55 ratio. The data valid window derating curves are provided below for duty cycles ranging between 50/50 and 45/55.
14. Referenced to each output group: $x8 = DQS$ with DQ0-DQ7.
15. READs and WRITEs with auto precharge are not allowed to be issued until t_{RAS} (MIN) can be satisfied prior to the internal precharge command being issued.
16. JEDEC specifies CK and CK# input slew rate must be $\geq 1V/ns$ (2V/ns differentially).
17. DQ and DM input slew rates must not deviate from DQS by more than 10%. If the DQ/DM/DQS slew rate is less than 0.5V/ns, timing must be derated: 50ps must be added to t_{DS} and t_{DH} for each 100mV/ns reduction in slew rate. If slew rates exceed 4V/ns, functionality is uncertain.
18. t_{HP} min is the lesser of t_{CL} min and t_{CH} min actually applied to the device CK and CK# inputs, collectively during bank active.
19. t_{HZ} (MAX) will prevail over the t_{DQSQ} (MAX) + t_{RPST} (MAX) condition. t_{LZ} (MIN) will prevail over t_{DQSQ} (MIN) + PRE (MAX) condition.
20. For slew rates greater than 1V/ns the (LZ) transition will start about 310ps earlier.
21. CKE must be active (High) during the entire time a refresh command is executed. That is, from the time the AUTO REFRESH command is registered, CKE must be active at each rising clock edge, until t_{RFC} has been satisfied.
22. Whenever the operating frequency is altered, not including jitter, the DLL is required to be reset. This is followed by 200 clock cycles (before READ commands).



PART NUMBERING GUIDE





Document Title

1GB - 2x64Mx64 DDR SDRAM, UNBUFFERED, FBGA

Revision History

Rev #	History	Release Date	Status
Rev 0	Created	8-05	Advanced