

ST78C36

Printed August 3, 1995

ECP/EPP PARALLEL PRINTER PORT WITH 16 BYTE FIFO


DESCRIPTION

The ST78C36 is a monolithic Parallel Port Interface for use with IBM PC compatible platforms.

Operation as a standard Centronics printer port is the default, but software may re-configure the device to support bi-directional IBM PS/2 parallel port, Enhanced Parallel Port (EPP), or the Extended Capabilities Port (ECP, as defined by Hewlett Packard and Microsoft) modes.


The ECP modes are supported by a 16 byte FIFO that may be accessed by programmed I/O or DMA cycles.

PLCC Package



FEATURES

- · IBM AT bus compatible
- · Bi-directional port capability
- 16 byte FIFO for ECP modes
- On-chip oscillator (ST78C36CQ64)
- Software selectable Interrupt (5, 7, or 9) and 8-bit DMA channel (ST78C36CQ64)




ORDERING INFORMATION

Part number ST78C36CJ44 ST78C36CQ64 Package PLCC TQFP Operating temperature 0° C to + 70° C 0° C to + 70° C

Rev. 1.0

4-21

BLOCK DIAGRAM



SYMBOL DESCRIPTION

Symbol	44 P	in 64	Signal Type	Pin Description			
DACK2*	-	2		DMA Acknowledge for channel 2 (three stated active low).			
DRQ3	7	3	0	DMA Request for channel 3 (three stated active high).			
DACK3*	8	4	l	DMA Acknowledge for channel 3 (three stated active low).			
D7 - D0	9-16	5-12	1/0	Data bus. Bi-directional data port.			
AEN	17	13	· · · I	DMA address enable (active high).			
IRQ9*	-	14	0	Interrupt Request channel 9 (three stated active low).			
IRQ5*	-	18	0	Interrupt Request channel 5 (three stated active low).			
IOCHRDY	18*	19*	0	I/O Channel ready (three stated active low). This pin goe low when ST78C36 requires addition clock cycles for rea and write.			
IRQ7*	19	20	0	Interrupt Request channel 7 (three stated active low).			
СГОСК	20	-	· I	Nominal 24 MHz timing input (44-pin package).			
XTAL1	-	21	t	Crystal oscillator input, nominal 24 MHz (64-pin package).			
XTAL2	-	22	0	Crystal oscillator output, nominal 24 MHz (64-pin package).			
PDIR	21	23	0	Printer port direction indicator (1-input, 0-output).			
CS*	22	24	1	Chip select (active low). A low at this pin enables the parallel port / CPU data transfer operation.			
RESET	24	26	I	System RESET (active high).			
STROBE*	25	27	0	Data strobe output (three stated active low). This output indicates to the printer that valid data is available at the printer port (PD0-PD7).			
AUTOFD*	26	28	0	Automatic line feed (three stated active low). When this			

SYMBOL DESCRIPTION

Symbol	P 44	in 64	Signal Type	Pin Description			
				signal is low the printer should automatically line feed after each line is printed.			
INIT	27	29	0	Initialize line printer (three stated active low). When this signal is low, it causes the printer to be initialized.			
SLCTIN*	28	30	0	Line printer select (three stated active low). When this signal is low, it selects the printer.			
A10	29	36	ı	Address select line 10, places the ECP control/status/data ports at 400 hex offset from CS* decoded address.			
PD0 - PD7	31-38	38-45	I/O	Bi-directional parallel ports (three state). To transfer data in or out of the ST78C36 parallel port. PD7-PD0 are latched during output mode. Output only for SPP and PPF modes, bi-directional for all other modes.			
A2	39	46	1	Address select line 2.			
DACK1*	-	47	l	Active low AT bus DMA ACKnowledge for channel 1.			
DRQ1	-	51	0	Active high AT bus DMA ReQuest for channel 1.			
A0-A1	40,41	52,53	1	Address select line 0 - 1, used for register (port) selection.			
IOW*	42	54	I	Active low AT bus I/O Write strobe.			
IOR*	43	55	1	Active low AT bus I/O Read strobe.			
ERROR*	1	57	. 1	Line printer error (active low). This is an output from the printer to indicate an error by holding it low during error condition.			
SLCT	2	58	1	Line printer selected (active high). This is an output from the printer to indicate that the line printer has been selected.			
BUSY	3	59	I	Line printer busy (active high). An output from the printer to indicate printer is not ready to accept data.			
ACK*	4	60	I	Line printer acknowledge (active low). This input is pulsed			

SYMBOL DESCRIPTION

Symbol	Pin 44 64		Signal Type	Pin Description				
				low by the printer to indicate that data has been accepted successfully.				
PE	5	61	1	Line printer paper empty (active high). An output from the printer to indicate out of paper.				
тс	6	62		Terminal Count (active high). The ST78C36 terminates the DMA channel when a high pulse is detected.				
DRQ2	-	63	0	DMA Request for channel 2 (three stated active high).				
vcc	44	16,35, 56	l I	Supply power (+5 Vdc).				
GND	23,30	15,25, 31,37, 48, 64	0	Supply ground.				

OVERVIEW

This device is designed around the Hewlett Packard/ Microsoft specification for Extended Capabilities Port Protocol with "ECR mode 100" defined as Enhanced Parallel Port (EPP) mode. The internal timing engines were designed around a 24 MHz reference, which can be supplied from an external source or by the built-in oscillator circuit (ST78C36CQ64 only) with an appropriate crystal.

At system RESET, the device defaults to standard IBM PC compatible Centronics printer mode (output only). The bi-directional PS/2, EPP, and ECP modes can only be activated by programming the ECR mode field (this requires address bit A10 = 1, which is outside the normal a three state state/ISA I/O space).

Optional capabilities of the ECP specification are set as follows:

- ECP defined interrupts are pulsed, low true (Centronics ACK* is non-pulsed, low true).
- · PWord size is forced to 1 byte.
- There is 1 byte in the transmitter that does not affect the FIFO full bit (ECP modes).
- RLE compression is not supported in hardware.
- IRQ channel is selectable as 5, 7, or 9 (ST78C36CQ64 only).
- DMA channel is selectable as 1, 2, or 3 (ST78C36CQ64 only).
- FIFO THRESHOLD is set at 8 (used only for non-DMA access to the FIFO).

PORT	ADDRESS	R/W	MODE	FUNCTION
DATA	000	R/W	000-001	Data Register
ECP-AFIFO	000	W	011	ECP FIFO (Address)
DSR	001	R	All	Status Register
DCR	002	R/W	All	Control Register
EPP-APort	003	R/W	100	EPP Port (Address)
EPP-DPort	004-007	R/W	100	EPP Port (Data)
C-FIFO	400	W	010	Parallel Port Data FIFO
ECP-DFIFO	400	R/W	011	ECP FIFO (Data)
T-FIFO	400	R/W	110	Test FIFO
Cnfg-A	400	R	111	Configuration Register A
Cnfg-B	401	R-R/W	111	Configuration Register B
ECR	402	R/W	All	Extended Control Register

REGISTER DEFINITIONS

DATA REGISTER (DATA)

DATA Bit 0-7:

For host output cycles in SPP mode (ECR mode 000) or PS/2 mode (ECR mode 001), data from the host is registered at the trailing edge of IOW*. On host input cycles, data at the peripheral port is passed through to the host data bus.

ECP FIFO ADDRESS (ECP-AFIFO)

ECP-AFIFO Bit 0-7:

This port is only available for programmed I/O (non-DMA), and only has significance for host write. Data written to this port is stored in the FIFO if FIFO-F = 0 and will be lost if FIFO-F = 1. A 9th FIFO bit (tag) is set low on write.

A read from this port is the same as a read at 400.

STATUS REGISTER (DSR)

This status register is read-only except for bit-0, and all bits are latched for the duration of IOR*.

DSR Bit-0:

If EPP mode is not selected, this bit returns logic one.

During EPP mode, bit-0 will return a high if the EPP 10 μ second TimeOut elapsed during the last EPP read or write cycle (this TimeOut also aborts the EPP cycle). This status bit is cleared by exiting EPP mode or by the host writing a high to bit-0 of this register.

DSR Bit 1-2:

Reserved, logic one.

DSR Bit-3:

The true state of the ERROR* pad.

DSR Bit-4:

The true state of the SLCT pad.

DSR Bit-5:

The true state of the PE(mpty) pad.

DSR Bit-6:

The true state of the ACK* pad.

DSR Bit-7:

The complement of the BUSY pad.

CONTROL REGISTER (DCR)

DCR Bit-0:

The complement of this bit drives STROBE*, and the complement of the pad state is returned for read.

DCR Bit-1:

The complement of this bit drives AUTOFD*, and the complement of the pad state is returned for read.

DCR Bit-2:

This bit drives INIT, and the pad state is returned for read.

DCR Bit-3:

The complement of this bit drives SLCTIN*, and the complement of the pad state is returned for read.

DCR Bit-4:

Ack Interrupt Enable set to a high will generate an interrupt when ACK* is low. When either returns to a high state, this interrupt source will go in-active. This interrupt is not pulsed.

DCR Bit-5:

Peripheral port direction, OUT = 0 and IN = 1. This bit is forced to logic zero by ECR modes 000 or 010. It can be written only in ECR mode 001, and will maintain that state if the ECR mode is changed to 011, 100, or 110. This bit must be set low for EPP mode, which allows the host to control direction with IOR* and IOW*. The final port direction also drives PDIR.

DCR Bits 6-7:

Reserved, logic zero.

EPP ADDRESS PORT (EPP-APort)

When EPP mode is enabled, a host read or write with this port will result in a data transfer directly to/from the peripheral with SLCTIN* active. Direction is set by host read/write and will drive STROBE* low during a write if DCR bit 5 (DIR) is not set high.

EPP DATA PORT (EPP-DPort)

When EPP mode is enabled, a host read or write with this port will result in a data transfer directly to/from the peripheral with AUTOFD* active. Direction is set by host read/write and will drive STROBE* low during a write if DCR bit 5 (DIR) is not set high.

PARALLEL PORT DATA (C-FIFO)

This port is available for programmed I/O and DMA access. Data written to this port is stored in the FIFO if FIFO-F = 0 and will be lost if FIFO-F = 1.

Data written to this port will be automatically transferred to the peripheral with STROBE* handshaking with BUSY. This port is only defined for write, host reads will interfere with FIFO read sequencing.

ECP DATA FIFO (ECP-DFIFO)

This port is available for programmed I/O and DMA access. Data written to this port is stored in the FIFO if FIFO-F = 0 and will be lost if FIFO-F = 1. A 9th FIFO bit (tag) is set high on write.

Data read from this port will undergo de-compression if the FIFO tag bit and data bit-7 are both low. The byte containing the RLE count is loaded into the RLE counter and the succeeding byte in the FIFO will be returned to the host RLE count + 1 times before the FIFO read address is incremented. If a FIFO underrun is incurred during host read, the last data byte is returned and FIFO-E remains coherent.

TEST FIFO (T-FIFO)

This port is available for programmed I/O and DMA access. Data written to this port is stored in the FIFO if FIFO-F = 0 and will be lost if FIFO-F = 1. During a read cycle from this port a FIFO under-run will return last data read and FIFO-E remains coherent.

CONFIGURATION REGISTER A (Cnfg-A)

This read-only register is available in ECR mode 111 only.

Cnfg-A Bit 0-1:

Forced to logic zero, this field is don't care for PWord = 1 byte.

Cnfg-A Bit-2:

When transmitting, there is 1 byte waiting to be transmitted that does not affect FIFO-F.

Cnfq-A Bit-3:

Reserved, logic zero.

Cnfq-A Bit 4-6:

Indicates PWord = 1 byte (8-bit implementation).

Cnfg-A Bit-7:

Indicates ECP interrupts are pulsed.

CONFIGURATION REGISTER B (Cnfg-B)

This register is available in ECR mode 111 only, and returns bits 0-5 as logic zero for the ST78C36CJ44. The ST78C36CQ64 will allow programmed selection of the Interrupt and DMA channels after a system RESET state of 001011 (bits 0-5).

Cnfg-B Bit 0-2:

With bit 2 forced low, select an 8-bit DMA channel per the following table:

IOW*	IOR*	DMA
X00	000	3
X01	001	1
X10	010	2
X11	011	3 (default)
i	1	l ' '

Cnfg-B Bit 3-5:

Select an IRQ channel per the following table:

iow*	IOR*	IRQ
000	001	7
001	001	7 (default)
010	010	9 ` ′
011	001	7
100	001	7
101	001	7
110	001	7
111	111	5

Cnfg-B Bit-6:

Returns the true value of the selected IRQ pad.

Cnfg-B Bit-7:

Indicates RLE compression is not supported.

EXTENDED CONTROL REGISTER (ECR)

The Extended Control Register has a system RESET state of 00010101. The significance of the bits is defined by the ECP specification as:

ECR Bit-0:

This read-only bit returns FIFO empty status (FIFO-E) and is forced high unless PPF, ECP, or TST mode is selected

ECR Bit-1:

This read-only bit returns FIFO full status (FIFO-F) and is forced low unless PPF, ECP, or TST mode is selected.

ECR Bit-2:

When low, this bit (ServiceIntr) enables a pulsed interrupt and enables DMA requests if bit 3 is set. If the enabled interrupt occurs, this bit is automatically returned to a high. The interrupt conditions are:

DMA	DIR	CONDITION
0	0 1	8 empty bytes in the FIFO. 8 filled bytes in the FIFO.
1	×	DMA Terminal Count (TC).

ECR BIT-3:

This bit disables DMA when set low. When set high, a low on ServiceIntr will enable DMA requests.

ECR Bit-4:

When low, this bit (ErrIntrEn*) enables a pulsed interrupt if ERROR* (Fault*) is low. The interrupt is only enabled in ECP mode.

ECR Bit 5-7:

This field can be set to any value if the current value is 000 or 001. If the current value is not 000 or 001, then the field can only be written to 000 or 001. The modes are defined as:

MODE	NAME	DESCRIPTION
000 001 010 011 100 101	SPP PS2 PPF ECP	Standard, output only. Bi-directional parallel port. FIFOed, output only. ECP FIFOed port with RLE de-compression. EPP mode. reserved
110	CFG	FIFO test mode. Configuration register en- able.

OPERATION

SPP MODE

This is ECR mode 000 (system RESET mode). In this output-only mode the host data is registered to PD[7:0] at the trailing edge of IOW*; PDIR is driven low; STROBE*, AUTOFD*, INIT, and SLCTIN* are open-drain; and all timing is managed by the host through DSR and DCR registers.

PS2 MODE

This is ECR mode 001.

In this bi-directional mode the host output data is registered to PD[7:0] at the trailing edge of IOW*, PDIR is driven by DIR to allow peripheral data input, AUTOFD*, INIT, and SLCTIN* are totem-pole, and all timing is managed by the host through DSR and DCR registers.

PPF MODE

This is ECR mode 010.

In this output-only mode the host data is written to the FIFO with I/O writes to address 400 or by DMA writes; PDIR is driven low*; AUTOFD*, INIT, and SLCTIN* are totem-pole.

FIFO data is automatically registered to PD[7:0] whenever the FIFO-E bit is low (data available), and timing is generated by controller logic that hand-shakes STROBE*(controller) with BUSY (peripheral).

ECP MODE

This is ECR mode 011.

In this bi-directional mode the host data is written to

the FIFO with I/O writes to address 000, 400 or DMA; PDIR is driven by DIR (can only be set in ECR mode 001); AUTOFD*, INIT, and SLCTIN* are totem-pole. I/O writes to address 000 will write a low into the FIFO tag bit, while I/O writes to address 400 or DMA will insert a high.

ECP FORWARD MODE (PDIR = 0)

FIFO data is automatically registered to PD[7:0] whenever the FIFO-E bit is low (data available), and timing is generated by controller logic that handshakes STROBE* (controller) with BUSY (peripheral). Data from the FIFO tag bit is output on AUTOFD* after being registered simultaneous with FIFO data.

ECP REVERSE MODE (PDIR = 1)

PD[7:0] data and BUSY are latched into the FIFO and tag bit respectively at the trailing edge of AUTOFD* if FIFO-F = 0. Timing is generated by controller logic that handshakes ACK* (peripheral) with AUTOFD* (controller).

EPP MODE

This is ECR mode 100.

In this bi-directional mode, I/O writes will latch host output data at the trailing edge of IOW*, and peripheral input data will be latched at the trailing edge of SLCTIN* or AUTOFD*. PDIR, and STROBE* are driven by the state of IOW* (DCR bits 5 and 0 must be set low); AUTOFD*, INIT, and SLCTIN* are totempole.

EPP mode allows buffered access between the PC bus and the peripheral with timing provided by the peripheral via BUSY handshake into IOCHRDY. I/O cycles with address 003 - 007 will immediately drive IOCHRDY low. STROBE* will go low and PD[7:0] is allowed to change (write cycles) after BUSY has been low for at least 60n second. (this delay may have elapsed prior to cycle initiation), immediately followed by a low driven on SLCTIN* for address 003 or AUTOFD* (DATASTB*) for address 004 - 007 (read and write cycles). When BUSY returns high for a minimum of 60n second, IOCHRDY and the active strobe will be driven high - allowing the host to complete the I/O transaction.

To prevent a system stall, a 10 µsecond TimeOut aborts the cycle if it expires before BUSY returns high. This TimeOut also sets bit 0 of DCR, which is cleared by disabling EPP mode or writing a high to DCR bit 0.

TST MODE

This is ECR mode 110.

This mode allows data to be transferred (read or write in any direction) between the FIFO and host at address 400 or DMA without activating the control interface (no data is transferred to/from the peripheral). PDIR is driven by DIR (can only be set in ECR mode 001); AUTOFD*, INIT, and SLCTIN* are totem-pole.

Performing I/O cycles in this mode allows software to test for the value of FIFOThreshold (FT) for both output and input directions.

CFG MODE

This is ECR mode 111.

This mode enables I/O access to the configuration registers cnfgA and cnfgB and disables I/O access to the FIFO.

IRO

The module has four sources of interrupt which may be directed to IRQ5*, IRQ7*, IRQ9* (see cnfgB) or externally jumpered.

- 1) When DCR bit 4 (AIE) is high and ACK* is low the interrupt is active.
- 2) When ECP mode is active, if ECR bit 4 is low when ERROR transitions low or ECR bit 4 transitions low when Fault* is low an interrupt pulse of at least 200n seconds will be generated.
- 3) In FIFO modes (PPF, ECP, or TST) with ECR bit 3 (DMA) low, an interrupt pulse of at least 200n seconds will be generated when ECR bit 2 (SI) is set low if there are at least 8 empty bytes in the FIFO and PDIR = 0 or there are at least 8 filled bytes in the FIFO and PDIR = 1. This interrupt will automatically disable itself by setting ECR bit 2 high.
- 4) In FIFO modes (PPF, ECP, or TST) with (DMA request enabled), an interrupt pulse of at least 200n seconds will be generated when TC is received if

PDACK* is low.

This interrupt will automatically disable itself and the DMA request by setting ECR bit 2 high.

DMA

DMA cycles occur only between the host and the FIFO data port (address 400) for PPF, ECP, or TST modes. The selected DRQ(1, 2, or 3) will be driven high if ECR bit 3 (DMA) is high and ECR bit 2 (SI) is low when {PDIR = 0 and FIFO-F = 0} or {PDIR = 1 and FIFO-E = 0} or TST mode is active.

When the selected DACK*(1, 2, or 3) is low, IOW* will transfer host data to the FIFO and IOR* will transfer FIFO data to the host.

The selected DRQ will be driven low to terminate the DMA channel when {PDIR = 0 and FIFO-F = 1} or {PDIR = 1 and FIFO-E = 1} or ECR bit 2 (SI) goes high (interrupt condition 4 above) or more than 32 consecutive DMA data cycles (read or write) have occurred.

FIFO-F and FIFO-E terminated cycles will automatically restart when their state returns low. Consecutive cycle termination will automatically restart because the counter is reset when the selected DACK* goes high. TC terminated cycles can only be restarted by the host setting ECR bit 2 (SI) low again.

RLE

The module does not support RLE compression (indicated by the "0" in cnfgB bit 7) but is required to support RLE de-compression.

The host may send compressed data to the peripheral by writing the RLE length byte (bit 7 = 0) to address 000 (NOTE: DMA cannot be used for this byte) which will place a zero into the FIFO tag bit. This must be followed immediately by the data byte being written to the FIFO at address 400. These bytes will be transferred to the peripheral in the normal manner.

De-compression takes place if PDIR = 1 when data is read from the FIFO at address 000, 400 or DMA. When a byte is read from the FIFO, bits 0-6 (length) are placed in a counter if data bit-7 and the FIFO tag bit are both low. The subsequent byte in the FIFO (data) is presented to the host count + 1 times before the FIFO read pointer is advanced.

ABSOLUTE MAXIMUM RATINGS

Supply range Voltage at any pin Operating temperature Storage temperature Package dissipation 7 Volts GND-0.3 V to VCC+0.3 V 0° C to +70° C -40° C to +150° C 500 mW

DC ELECTRICAL CHARACTERISTICS

 $T_a=0^{\circ}$ - 70° C, Vcc=5.0 V ± 10% unless otherwise specified.

Symbol	Parameter	Min	Limits Typ	Max	Units	Conditions
VILCK	Clock Input Low level	-0.5		0.6	V	
VIHCK	Clock Input High level	3.0		VCC	V	,
VIL	Input Low level	-0.5		0.8	٧	
VIH	Input High level	2.0		VCC	V	
VOL	Output Low level			0.4	٧	Except PDIR
	·					IOL=24 mA
PDIR	IOL=4 mA					
VOH	Output High level	2.4			٧	Except PDIR
	. 0					IOH=-12 mA
PDIR	IOH=-1 mA					
icc	Avg. power supply current		TBD	TBD	mA	
IIL	Input leakage			10	μΑ	
iCL	Clock leakage			10	μΑ	

NOTE: Hewlett Packard / Microsoft compliance testing requires all ECP mode drivers to be push-pull and that they have an impedance controlled series resistor of at least 20 Ohms and that the typical on resistance of the combination of the driver-resistor pair is in the 45-65 Ohm range.

AC ELECTRICAL CHARACTERISTICS

 $T_A=0^{\circ}$ - 70° C, Vcc=5.0 V ± 10% unless otherwise specified.

C						
Symbol	Paramete <i>r</i>	Min	Limits Typ	Max	Units	Conditions
		Willi	Typ	IYIAX		
TRRQ	DRQx inactive delay from DACK*x			100	s	
	active				_	
TASU	AEN setup to command active	40			s	
TAH	AEN hold from command inactive	10			s	
TCMD	Command width	150			S	
TACC	Data access from IOR* active			100	0 0 0 0	
TDSU	Data setup to IOW* inactive	40			S	
TDH	Data hold from command inactive	10			S	
HOST	DMA TIMING	l				
TPDD	PD7-0, STROBE*, AUTOFD*, INIT,	Ī		100	S	
	SLCTIN* delay from IOW* inactive					
TIRQ	interrupt delay from ACK*			60	S	
TPW	Interrupt pre-charge pulse at release			10	S	1
TDS	PD7-0 setup to STROBE* active	1	600		S	
TWS	STROBE* width		600		S	
TDH	PD7-0 hold from STROBE* inactive		450		S	1
THS	STROBE* active to BUSY active	ŀ		500	S	
	(handshake)					
TDD	PD7-0 hold from BUSY inactive	1	80		S	1
TCD	BUSY inactive to STROBE* active		680		S	
	(cycle delay)				:	
TDS	PD7-0, AUTOFD* setup to STROBE*		0	60	S	3
	active					
T1	STROBE* inactive to BUSY inactive		0		S	•
T2	BUSY inactive to STROBE* active		80	200	S	1,2
Т3	STROBE* active to BUSY active	Ì	0		S	
T4	BUSY active to STROBE* inactive		80	180	S	2
TDH	PD7-0, AUTOFD* hold from BUSY	1	80	180	S	1,2,3
	active	ŧ				
TDS	PD7-0, BUSY setup to ACK* active		0		S	3
T1	ACK* inactive to AUTOFD* active		80	200	S	2
T2	AUTOFD* active to ACK* active	!	0		S	
T3	ACK* active to AUTOFD* inactive		80	200	S	1,2
T4	AUTOFD* inactive to ACK* inactive		0		S	
TDH	PD7-0 data hold from AUTOFD*		0		s	
TAS	Host address setup to IOW* active		40		S	
TAH	Host address hold from IOW* active	1	10		S	
TDS	Host data setup to IOW* active		0	20	S	

AC ELECTRICAL CHARACTERISTICS


 T_A =0° - 70° C, Vcc=5.0 V ± 10% unless otherwise specified.


	<u>~</u>					
Symbol	Parameter	Min	Limits	Max	Units	Conditions
		MIII	Тур	Max		
TDH	Host data hold from IOW* active		0		S	
TBSY	IOW* active to IOCHRDY low		l ŏ l	20	S	
TDD	IOW* active to PD7-0 valid		اةا	50	S	4
TWPD	WAIT* active to PDIR change			10	S	
THT	IOCHRDY high to Host terminate		10	·	S	*
	(IOW* inactive)					·
TCD	IOW* inactive to Host command active		40		S	
	(IOW* or IOR*)					
TPDW	PDIR low to WRITE* active		0		S	
TPW	IOCHRDY pre-charge width at release			10	S	
TDWS	WAIT* active to ADDRSTB*/		60	175	S	1
	DATASTB* active					
TWW	WAIT* active to WRITE* change		60	155	S	1
	WAIT* active to PD7-0 change		60	140	S	1,2
TRDY	WAIT* inactive to IOCHRDY high		60	155	S	1
TWS	WAIT* inactive to ADDRSTB*/	-	60	155	S	1
	DATASTB* inactive				_	
TSWD			0		S	
İ	WAIT* active		_		_	
TSW	ADDRSTB*/DATASTB* active to		0	10	μS	
	WAIT* inactive			4.0		
TTO	IOW* active to WAIT* inactive]	10	12	μS	
	(Time Out)		1 40			
TAS	Host address setup to IOR* active		40		S S	
TAH	Host address hold from IOR* active	1	10	20	S	
TDS	Host data setup to IOR* inactive	1	0	20	S	
TDH TBSY	Host data hold from IOR* inactive IOR* active to IOCHRDY low		0	20	S	
TACC	ADDRSTB*/DATASTB* active to		١٥	20	S	
TDD	PD7-0 valid to D7-0 valid		l ŏ	75	S	
TWPD			60	150	s	1
''''	PD7-0 valid		00	130		'
THT	IOCHRDY high to Host terminate		10		s	
''''	(IOR* inactive)		'`			
TCD	IOR* inactive to Host command active	1	40		s	
'35	(IOW* or IOR*)		'-		_	
TPW	IOCHRDY pre-charge width at release			10	s	
""						
			<u>l</u>	<u> </u>		


AC ELECTRICAL CHARACTERISTICS


 $T_A=0^{\circ}$ - 70° C, Vcc=5.0 V ± 10% unless otherwise specified.


ymbol	Parameter	Limit Min Typ		Units	Conditions
TDWS	WAIT* active to ADDRSTB*/	1 0	175	S	
	DATASTB* active		1/3	3	
TWW	WAIT* active to WRITE* change		140	s	2
TWDH	WAIT* active to PD7-0 change	60	160	s	1
TRDY	WAIT* inactive to IOCHRDY high	60	160	s	1
TWS	WAIT* inactive to ADDRSTB*/ DATASTB* inactive	60	160	S	1
TSWD	ADDRSTB*/DATASTB* inactive to WAIT* active	0		S	
TSW	ADDRSTB*/DATASTB* active to WAIT* inactive	0	10	μS	
тто	IOR* active to WAIT* inactive (Time Out)	10	12	μS	




























EPP MODE (MODE 100, WRITE DATA, OUTMODE)



EPP MODE (MODE 100, WRITE ADDRESS, OUTMODE)



EPP MODE (MODE 100, DATA READ, INPUT MODE)



EPP MODE (MODE 100, ADDRESS READ, INPUT MODE)

