

# HIP0045

1A/50V Octal Low Side Power Driver With Serial Bus Control and Fault Protection

June 1997

#### Features

- Octal NDMOS Output Drivers in a High Voltage Power BiMOS Process
- · Over-Stress Protection Each Output:
  - Over-Current Protection ................................... 1A Min
  - Over-Voltage Clamp Protection. . . . . . . . 50V Typ
  - Thermal Shutdown Protection (2 Channels)
- · Open-Load Detection
- · Power BiMOS Output Configuration
  - Current Latch-Off Protection for 6 Channels; 2 with External Drive Input and ORed with SPI Bus Control
  - 2 Channels Configured for Lamp Drivers with Current Limiting and Over-Temperature Latch-Off
- · High Speed CMOS Logic Control
  - SPI Bus Controlled Interface
  - Individual Output Latch
  - Individual Fault Unlatch and Feedback
  - Common Reset Line
- Low Quiescent Current . . . . . . . . . . . . . 5mA Max
- Ambient Operating Temp. Range . . . . -40°C to 125°C

#### **Applications**

- · Automotive and Industrial Systems
- · Solenoids, Relays and Lamp Drivers
- Logic and µP Controlled Drivers
- Robotic Controls

#### Description


The HIP0045 is a logic controlled, eight channel Octal Serial Power Low Side Driver. The serial peripheral interface (SPI) utilized by the HIP0045 is a serial synchronous bus compatible with Harris CDP68HC05, or equivalent, microcomputers. As shown in the Block Diagram for the HIP0045, each of the open drain MOS Output Drivers have individual protection for over-voltage and over-current. Each output channel has separate output latch control with fault unlatch and diagnostic or status feedback. Under normal ON conditions, each output driver is in a low voltage, high current state of saturated turnon. Comparators in the diagnostic circuitry monitor the output drivers to determine if an out of saturation condition exists. If a fault is sensed, the respective output driver for Channels 0 - 5 have overcurrent latch-off. Channels 6 and 7 are configured for lamp drivers and have current limiting with over-temperature latch-off. Channels 0 and 1 have direct parallel drive control for PWM applications and are ORed with the SPI Bus control. All channels are SPI Bus controlled and sense the output states for diagnostic feedback.


The HIP0045 is fabricated in a Power BiMOS IC process, and is intended for use in automotive and other applications having a wide range of temperature and electrical stress conditions. It is particularly suited for driving relays, solenoids and lamps in applications where low standby power, high operating voltage, and high output current in high ambient temperature conditions is required.

The HIP0045 is in a 20 lead plastic Power SOP (PSOP) Package with an integral copper 'slug' to conduct heat directly to a PCB interface or heat sink on the bottom of the package.

## Ordering Information

PART NO.	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
HIP0045AB	-40 to 125	20 Ld PSOP	M20.3A





#### **Detailed Block Diagram** Q0, 1 OUTo, 1 $v_{cc}$ ON/OFF OVERLOAD LATCH LATCH o DRIVER S Q IN 0, 1 R FAULT LATCH FILTER —6 DIAG 0, 1 STATUS/ FAULT RESET **t**vcc RESET CE Q0-7 **FILTER** MISO **OUT2-5** OVERLOAD LATCH 8-BIT OUTPUT Q2 - 5 0 DRIVER LATCH ON/OFF ■ LATCH OUT SCK SPI SHIFT $V_{CC}$ REG MOSI DIAG2-5 O DIAG 0-7 STATUS LOW VOTAGE · V<sub>CC</sub> RESET RESET \$ RESET **OUT6**, 7 OVERLOAD LATCH Q6, 7 o DRIVER ON/OFF LATCH NOTES: 1. OC = Over-Current Voltage Ref. = 1.8V Typ. 2. I<sub>SK</sub> = Current Sink Pull-Down = 500μA Typ. OVER-TEMP. DET. DIAG 6, 7 🐟 3. Diag 0, 1 = Status bit when Q0, 1 controlling OUT0, 1. VREF **STATUS** 4. Diag 0, 1 = Fault bit when IN1, 0 controlling OUT0, 1. 5. Refer to text and Tables 6, 7 for diagnostic information.

### Input to Output Control Tables

TABLE 1. OUTPUT 0

SPI BIT 0	INO	OUTO
0	1	OFF
0	0	ON
1	0	ON
1	1	ON

TABLE 2. OUTPUT 1

SPI BIT 1	IN1	OUT1
0	1	OFF
0	0	ON
1	0	ON
1	1	ON

TABLE 3. OUTPUT 2-7

SPI BIT 2 - 7	OUT2 - 7
0	OFF
1	ON

TABLE 4. OUTPUT CONTROL REGISTER, Q0 - 7

MSB							LSB
(D7I)	(D6I)	(D5I)	(D4I)	(D3I)	(D2I)	(D1I)	(D0I)
Q1	Q3	Q5	Q7	Q0	Q2	Q4	Q6

MSB

NOTE: The Output Control Register bits Q0 -7 have the same order as the Diagnostic Failure Register bits Diag0 - 7 as defined in Table 5. Data bits D0I - D7I give the MOSI SPI serial data input flow sequence.

#### HIP0045

#### **Absolute Maximum Ratings**

# $\label{eq:maximum output Voltage, Vout} \begin{array}{llll} \text{Maximum Output Voltage, V}_{OUT}. & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ... & ..$

#### **Thermal Information**

Thermal Resistance (Typical, Note 6)	$\theta_{JA}$ (°C/W)	θ <sub>JC</sub> (°C/W)
PSOP Package	40	2
Maximum Junction Temperature, T <sub>J</sub>		
Maximum Storage Temperature Range, T	STG5	5°C to 150°C
Maximum Lead Temperature (Soldering 1	0s)	265°C

#### **Die Characteristics**

Back Side Potential . . . . . . . . . . . . . . . . . V- (GND Pin, Heat Sink)

#### **Operating Conditions**

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

6.  $\theta_{JA}$  Rated with standard PC Board,  $\theta_{JC}$  rated with infinite heat sink.

**Electrical Specifications**  $V_{CC} = 4.5V$  to 5.5V,  $T_A = -40^{\circ}$ C to 125°C, Unless Otherwise Specified

PARAMETER	SYMBOL	YMBOL TEST CONDITIONS		TYP	MAX	UNITS
Standby Current, No Load	l <sub>cco</sub>	No Load	=	-	5	mA
Supply Current, Full Load	lcc	All Outputs ON, 0.5A Load Per Output	=	-	5	mA
Output Clamping Voltage (Note 7)	V <sub>oc</sub>	I <sub>LOAD</sub> = 0.5A, Output Programmed OFF	45	-	62	V
Output Clamping Energy	E <sub>OC</sub>	1ms Single Pulse Width, T <sub>A</sub> = 25°C, (Refer to Figure 4 for SOA)	20	45	-	mJ
Output Leakage Current 1 (Note 8)	I <sub>O LEAK1</sub>	V <sub>OUT</sub> = 25V, Outputs OFF	-	-	100	μΑ
Output Leakage Current 2 (Note 8)	I <sub>O LEAK2</sub>	V <sub>OUT</sub> = 16V, Outputs OFF	-	-	100	μΑ
Output Leakage Current 3 (Note 8)	IO LEAK3	V <sub>OUT</sub> = 16V, Outputs OFF, V <sub>CC</sub> = 1V	=	-	10	μΑ
Drain-to-Source On Resistance, OUT0 - 7	<sup>r</sup> DSON	I <sub>LOAD</sub> = 0.5A; T <sub>J</sub> = 150°C	-	-	1.5	Ω
Output Capacitance	C <sub>OUT</sub>	V <sub>OUT</sub> = 16V, f = 1MHz	-	-	20	pF
Turn-On Delay, OUT0, 1	t <sub>d(ON)</sub>	$R_L = 500\Omega$ , $V_{CE} = 50\%$ to $V_{OUT} = 0.9 \times V_{BATT}$ , $V_{IN0,1} = 50\%$ to $V_{OUT} = 0.9 \times V_{BATT}$ , $V_{BATT} = 16V$	-	-	5	μs
Turn-On Delay, OUT2 - 7	t <sub>d(ON)</sub>	$R_L$ = 500 $\Omega$ , $V_{CE}$ = 50% to $V_{OUT}$ = 0.9 x $V_{BATT}$ , $V_{BATT}$ = 16 $V$	-	-	10	μs
Turn-Off Delay	t <sub>d(OFF)</sub>	$R_L = 500\Omega$ , $V_{\overline{CE}} = 50\%$ to $V_{OUT} = 0.1 \times V_{BATT}$ , $V_{IN0,1} = 50\%$ to $V_{OUT} = 0.9 \times V_{BATT}$ , $V_{BATT} = 16V$	-	-	10	μs
Turn-On Voltage Slew-Rate, OUT2 - 7	dV <sub>ON1</sub>	For V $_{OUT}$ = 90% to 30% of V $_{BATT;}$ V $_{BATT}$ = 16V, $R_{L}$ = 500 $\!\Omega$	-	0.7	3.5	V/µs
Turn-On Voltage Slew-Rate, OUT0, 1	dV <sub>ON2</sub>	For V $_{OUT}$ = 90% to 30% of V $_{BATT}$ ; V $_{BATT}$ = 16V, R $_{L}$ = 500 $\Omega$	-	2	10	V/µs
Turn-Off Voltage Slew-Rate, OUT0 - 7	dV <sub>OFF1</sub>	For V $_{OUT}$ = 30% to 90% of V $_{BATT;}$ V $_{BATT}$ = 16V, $R_{L}$ = 500 $\Omega$	-	2	10	V/µs
Turn-Off Voltage Slew-Rate, OUT0 - 7	$\frac{\text{dV}_{\text{OFF2}}}{\text{dt}}$	For $V_{OUT}$ = 30% to 80% of $V_{OC}$ ; $V_{BATT}$ = 0.9 x $V_{OC}$ , $R_L$ = 500 $\Omega$	-	2	15	V/µs
FAULT PARAMETERS	•					•
Reverse Current Drive, OUT0 - 7	I <sub>RD</sub>		-500	-	-	mA
Reverse Voltage Drop, OUT0 - 7	$V_{RD}$	I <sub>OUT</sub> = -3A, t ≤2ms	-1.5	-	-	٧
ΔI <sub>CC</sub> during Reverse Current Drive	Δl <sub>CC</sub>	l <sub>OUT</sub> = -3A, t≤2ms	-	-	100	mA
Open Load Threshold Voltage	V <sub>REF</sub>	Open Load Fault Condition, Fault Detected If $V_{OUT} < V_{REF}$	0.32 x V <sub>CC</sub>	-	0.4 x V <sub>CC</sub>	٧

# HIP0045

LICCUITCAL OPECHICATIONS AND EAST TO 3.34, TA = "40 O to 123 O, Onless Otherwise Specified (Continu	Electrical Specifications	$V_{\rm CC}$ = 4.5V to 5.5V, $T_{\rm A}$ = -40°C to 125°C, Unless Otherwise Specified (	(Continued)
-----------------------------------------------------------------------------------------------------	---------------------------	-----------------------------------------------------------------------------------------	-------------

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Open Load Pull-Down Current	I <sub>SK</sub>	No Load, V <sub>OUT</sub> = V <sub>BATT</sub> = 16V	20	-	100	μА
Over-Current Shutdown Threshold, OUT0 - 5	I <sub>SC</sub>	V <sub>CC</sub> = 5V	1.05	1.4	2	Α
Short Circuit Current Limit, OUT6, 7	I <sub>LIM</sub>	V <sub>CC</sub> = 5V	1.05	1.4	1.75	Α
Short Circuit Shutdown Delay, OUT0 - 5	t <sub>SC</sub>		0.2	-	12	μs
Disable Fault Detection Time, Channel INO, IN1 After Input Switch Transition	t <sub>DF</sub>		15	-	50	μs
Over-Temperature Detection Threshold	T <sub>OFF</sub>		155	165	175	°C
LOGIC INPUTS (IND, IN1, MOSI, SC	K, RESET,	CE)				
Threshold Voltage at Falling Edge	V <sub>T</sub> -		0.2xV <sub>CC</sub>	-	-	٧
Threshold Voltage at Rising Edge	V <sub>T</sub> +		-	-	0.7xV <sub>CC</sub>	٧
Hysteresis Voltage	$V_{H}$	$V_T$ + - $V_T$ -	0.65	-	-	٧
Input Current	I <sub>IN</sub>	$V_{IN} = V_{CC}$	-	-	+10	μΑ
Input Pull-Up Resistance	R <sub>IN</sub>		50	80	200	kΩ
Input Capacitance	C <sub>IN</sub>		-	-	10	pF
Input Frequency, IN0, IN15	f <sub>IN</sub>		DC	-	2	kHz
Active Supply Range for Reset State Change at RESET Pin	V <sub>HCC_RST</sub>	RESET Pin Forced Reset. (Note: Normal V <sub>CC</sub> Functional Operating Range is 4.0V to 5.5V)	3.1	-	5.5	٧
Low V <sub>CC</sub> Active Reset Threshold	V <sub>LCC_RST</sub>	Low $V_{CC}$ Forced Reset, (Low Voltage Reset Active for 0 < $V_{CC}$ < $V_{LCC\_RST}$ )	3.1	1	4	٧
LOGIC OUTPUT (MISO)						
Data Output LOW Voltage	V <sub>SOL</sub>	I <sub>SO</sub> = -3.2mA	-	0.2	0.4	٧
Data Output HIGH Voltage	$V_{SOH}$	I <sub>SO</sub> = -4mA	V <sub>CC</sub> -0.4V	-	-	٧
Output Three-State Leakage Current	I <sub>SOL</sub>	$\overline{\text{CE}} = \text{High, } 0\text{V} \leq \text{V}_{SO} \leq \text{V}_{CC}$	-10	-	+10	μΑ
Output Capacitance	c <sub>so</sub>	f <sub>OPER</sub> = 3MHz	-	-	10	рF

# Serial Peripheral Interface Timing (MOSI, MISO Load Capacitor = 100pF, See Figure 1)

PARAMETER	SYMBOL	TEST CONDITION	MIN	TYP	MAX	UNITS
Clock Frequency, 50% Duty Cycle	f <sub>CLK</sub>		3	-	-	MHz
Enable Lead Time (SCK Change Low to High after $\overline{\text{CE}}$ = Low)	t <sub>LEAD</sub>		100	-	-	ns
Enable Lag Time (Time for SCK Low before CE goes High)	t <sub>LAG</sub>		150	-	-	ns
Minimum Time SCK = High	twsckH		160	-	-	ns
Minimum Time SCK = Low	twsckl		160	-	-	ns
Data Setup Time (SCK Change from High to Low after MOSI Data Valid)	t <sub>SU</sub>		20	-	-	ns
Data Hold Time (MOSI Data Hold Time SCK Change from High to Low)	t <sub>H</sub>			-	20	ns
Enable Time from CE = Low to Data at MISO	<sup>t</sup> EN		-	-	100	ns
Disable Time (Time for $\overline{\text{CE}}$ Low to High to Output Data Float)	t <sub>DIS</sub>		,	-	100	ns