

CD74HC181, CD74HCT181

High-Speed CMOS Logic 4-Bit Arithmetic Logic Unit

January 1998

NOT RECOMMENDED FOR NEW DESIGNS

Features

- Full Look-Ahead Carry For Speed Operations on Long Words
 - Generates 16 Logic Functions of Two Boolean Variables
 - Generates 16 Arithmetic Functions of Two 4-Bit Binary Words
 - A = B Comparator Output Available (Open Drain)
 - Ripple-Carry Input and Output Available
 - Available in Both Narrow and Wide Body Plastic Packages
- Fanout (Over Temperature Range)
 - Standard Outputs 10 LSTTL Loads
 - Bus Driver Outputs 15 LSTTL Loads
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Sigmetics
- HC Types
 - 2V to 6V Operation
 - High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} at $V_{CC} = 5V$
- HCT Types
 - 4.5V to 5.5V Operation
 - Direct LSTTL Input Logic Compatibility, $V_{IL} = 0.8V$ (Max), $V_{IH} = 2V$ (Min)
 - CMOS Input Compatibility, $I_I \leq 1\mu A$ at V_{OL} , V_{OH}


Description

The Harris CD74HC181 and CD74HCT181 are low power 4-bit parallel arithmetic logic units (ALU) capable of providing 16 binary arithmetic operations on two 4-bit words and 16 logical functions of two Boolean variables. The mode control input M selects logical (M = High) or arithmetic (M = Low) operation. The four select inputs (S0, S1, S2, and S3) select the desired logical or arithmetic functions, which include AND, OR, NAND, NOR, and exclusive-OR and -NOR in the logic mode, and addition, subtraction, decrement, left-shift and straight transfer in the arithmetic mode, according to the truth table. The HC/HCT181 operation may be interpreted with either active-low or active-high data at the A and B word inputs and the function outputs, by using the appropriate truth table.

The CD74HC181 and CD74HCT181 contains logic for full look-ahead carry operation for fast-carry generation using the carry-generate and carry-propagate outputs G and P for the four bits of the CD74HC181 and CD74HCT181. Use of the HC/HCT182 look-ahead carry generator in conjunction with multiple CD74HC181 and CD74HCT181s, permits high-speed arithmetic operations on long words. A ripple-carry output C_{n+4} is available for use in systems where speed is not of primary importance.

Also included in these devices is a comparator output A = B, which assumes a high level whenever the two 4-bit input words A and B are equal and the device is in the subtract mode. A = B is an open-drain output that can be wire-AND connected to give a comparison for more than four bits. In addition, relative magnitude information may be derived from the carry-in input C_n and ripple carry-out output C_{n+4} by placing the unit in the subtract mode and externally decoding using the information in the Magnitude Comparison table.

Pinout



Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CD74HC181E	-55 to 125	24 Ld PDIP	E24.3
CD74HCT181E	-55 to 125	24 Ld PDIP	E24.3
CD74HC181M	-55 to 125	24 Ld SOIC	M24.3
CD74HCT181M	-55 to 125	24 Ld SOIC	M24.3

NOTES:

1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.
2. Die for this part number is available which meets all electrical specifications. Please contact your local sales office or Harris customer service for ordering information.

CD74HC181, CD74HCT181

Functional Diagram




FIGURE 1. ACTIVE-HIGH DATA




FIGURE 2. ACTIVE-LOW DATA

TRUTH TABLE

FUNCTION SELECT				LOGIC FUNCTION M = H	ARITHMETIC FUNCTION M = L	
S3	S2	S1	S0		$C_n = H$ (NO CARRY)	$C_n = L$ (WITH CARRY)
INPUTS/OUTPUTS ACTIVE HIGH						
L	L	L	L	\bar{A}	A	A Plus 1
L	L	L	H	$\overline{A+B}$	A + B	(A + B) Plus 1
L	L	H	L	$\bar{A}B$	A + \bar{B}	(A + \bar{B}) Plus 1
L	L	H	H	Logic 0	Minus 1 (2's Compl.)	Zero
L	H	L	L	$\bar{A}\bar{B}$	A Plus $\bar{A}\bar{B}$	A Plus $\bar{A}\bar{B}$ Plus 1
L	H	L	H	\bar{B}	(A + B) Plus $\bar{A}\bar{B}$	(A + B) Plus $\bar{A}\bar{B}$ Plus 1
L	H	H	L	$A \oplus B$	A Minus B Minus 1	A Minus B
L	H	H	H	$A\bar{B}$	$\bar{A}\bar{B}$ Minus 1	$\bar{A}\bar{B}$
H	L	L	L	$\bar{A} + B$	A Plus AB	A Plus AB Plus 1
H	L	L	H	$\overline{A \oplus B}$	A Plus B	A Plus B Plus 1
H	L	H	L	B	(A + \bar{B}) Plus AB	(A + \bar{B}) Plus AB Plus 1
H	L	H	H	AB	AB Minus 1	AB
H	H	L	L	Logic 1	A Plus A (Note 4)	A Plus A Plus 1
H	H	L	H	$A + \bar{B}$	(A + B) Plus A	(A + B) Plus A Plus 1
H	H	H	L	A + B	(A + \bar{B}) Plus A	(A + \bar{B}) Plus A Plus 1
H	H	H	H	A	A Minus 1	A

CD74HC181, CD74HCT181

TRUTH TABLE (Continued)

FUNCTION SELECT				LOGIC FUNCTION M = H	ARITHMETIC FUNCTION M = L	
S3	S2	S1	S0		$C_n = H$ (NO CARRY)	$C_n = L$ (WITH CARRY)
INPUTS/OUTPUTS ACTIVE LOW						
L	L	L	L	\bar{A}	A Minus 1	A
L	L	L	H	$\bar{A}\bar{B}$	AB Minus 1	AB
L	L	H	L	$\bar{A} + B$	$A\bar{B}$ Minus 1	$A\bar{B}$
L	L	H	H	Logic 1	Minus 1 (2's Compl.)	Zero
L	H	L	L	$\overline{A + B}$	A Plus (A + \bar{B})	A Plus (A + \bar{B}) Plus 1
L	H	L	H	\bar{B}	AB Plus (A + B)	AB Plus (A + \bar{B}) Plus 1
L	H	H	L	$\overline{A \oplus B}$	A Minus B Minus 1	A Minus B
L	H	H	H	A + \bar{B}	A + \bar{B}	(A + \bar{B}) Plus 1
H	L	L	L	$\bar{A}B$	A Plus (A + B)	A Plus (A + B) Plus 1
H	L	L	H	A \oplus B	A Plus B	A Plus B Plus 1
H	L	H	L	B	$A\bar{B}$ Plus (A + B)	$A\bar{B}$ Plus (A + B) Plus 1
H	L	H	H	A + B	A + B	(A + B) Plus 1
H	H	L	L	Logic 0	A Plus A (Note 4)	A Plus A Plus 1
H	H	L	H	$A\bar{B}$	AB Plus A	AB Plus A Plus 1
H	H	H	L	AB	$A\bar{B}$ Plus A	$A\bar{B}$ Plus A Plus 1
H	H	H	H	A	A	A Plus 1

NOTE:

3. 1 = High Level, 0 = Low Level
4. Each Bit is shifted to the next more significant position.

MAGNITUDE COMPARISON TABLE

INPUT C_n	OUTPUT C_{n+4}	MAGNITUDE
ACTIVE HIGH DATA		
1	1	$A \leq B$
0	1	$A < B$
1	0	$A > B$
0	0	$A \geq B$
ACTIVE LOW DATA		
0	0	$A \leq B$
1	0	$A < B$
0	1	$A > B$
1	1	$A \geq B$

NOTE: 1 = High Level, 0 = Low Level

CD74HC181, CD74HCT181

Absolute Maximum Ratings

DC Supply Voltage, V_{CC}	-0.5V to 7V
DC Input Diode Current, I_{IK}	
For $V_I < -0.5V$ or $V_I > V_{CC} + 0.5V$	$\pm 20mA$
DC Output Diode Current, I_{OK}	
For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$	$\pm 20mA$
DC Output Source or Sink Current per Output Pin, I_O	
For $V_O > -0.5V$ or $V_O < V_{CC} + 0.5V$	$\pm 25mA$
DC V_{CC} or Ground Current, I_{CC} or I_{GND}	$\pm 50mA$

Thermal Information

Thermal Resistance (Typical, Note 5)	θ_{JA} ($^{\circ}C/W$)
PDIP Package	55
SOIC Package	75
Maximum Junction Temperature	$150^{\circ}C$
Maximum Storage Temperature Range	$-65^{\circ}C$ to $150^{\circ}C$
Maximum Lead Temperature (Soldering 10s)	$300^{\circ}C$
(SOIC - Lead Tips Only)	

Operating Conditions

Temperature Range (T_A)	$-55^{\circ}C$ to $125^{\circ}C$
Supply Voltage Range, V_{CC}	
HC Types2V to 6V
HCT Types	4.5V to 5.5V
DC Input or Output Voltage, V_I , V_O	0V to V_{CC}
Input Rise and Fall Time	
2V	1000ns (Max)
4.5V	500ns (Max)
6V	400ns (Max)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

- θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

DC Electrical Specifications

PARAMETER	SYMBOL	TEST CONDITIONS		V_{CC} (V)	25°C			-40°C TO 85°C		-55°C TO 125°C		UNITS
		V_I (V)	I_O (mA)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
HC TYPES												
High Level Input Voltage	V_{IH}	-	-	2	1.5	-	-	1.5	-	1.5	-	V
				4.5	3.15	-	-	3.15	-	3.15	-	V
				6	4.2	-	-	4.2	-	4.2	-	V
Low Level Input Voltage	V_{IL}	-	-	2	-	-	0.5	-	0.5	-	0.5	V
				4.5	-	-	1.35	-	1.35	-	1.35	V
				6	-	-	1.8	-	1.8	-	1.8	V
High Level Output Voltage CMOS Loads	V_{OH}	V_{IH} or V_{IL}	-0.02	2	1.9	-	-	1.9	-	1.9	-	V
			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
			-0.02	6	5.9	-	-	5.9	-	5.9	-	V
High Level Output Voltage TTL Loads	V_{OH}	V_{IH} or V_{IL}	-4	4.5	3.98	-	-	3.84	-	3.7	-	V
			-5.2	6	5.48	-	-	5.34	-	5.2	-	V
Low Level Output Voltage CMOS Loads	V_{OL}	V_{IH} or V_{IL}	0.02	2	-	-	0.1	-	0.1	-	0.1	V
			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
			0.02	6	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads	V_{OL}	V_{IH} or V_{IL}	4	4.5	-	-	0.26	-	0.33	-	0.4	V
			5.2	6	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	I_I	V_{CC} or GND	-	6	-	-	± 0.1	-	± 1	-	± 1	μA
Quiescent Device Current	I_{CC}	V_{CC} or GND	0	6	-	-	8	-	80	-	160	μA

CD74HC181, CD74HCT181

DC Electrical Specifications (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS		V _{CC} (V)	25°C			-40°C TO 85°C		-55°C TO 125°C		UNITS
		V _I (V)	I _O (mA)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
HCT TYPES												
High Level Input Voltage	V _{IH}	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	V _{IL}	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	V _{OH}	V _{IH} or V _{IL}	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V _{OL}	V _{IH} or V _{IL}	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	I _I	V _{CC} to GND	0	5.5	-	-	±0.1	-	±1	-	±1	μA
Quiescent Device Current	I _{CC}	V _{CC} or GND	0	5.5	-	-	8	-	80	-	160	μA
Additional Quiescent Device Current Per Input Pin: 1 Unit Load (Note 4)	ΔI _{CC}	V _{CC} -2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	μA

NOTE:

6. For dual-supply systems theoretical worst case (V_I = 2.4V, V_{CC} = 5.5V) specification is 1.8mA.

HCT Input Loading Table

INPUT	UNIT LOADS
S0-S3	1
All A and B (Data)	0.75
M, C _n	0.5

NOTE: Unit Load is ΔI_{CC} limit specified in DC Electrical Specifications table, e.g. 360μA max at 25°C.

AC Test Setup Reference (Active Low Data)

TEST DELAY TIMES	AC PATHS		DC DATA INPUTS		MODE
	INPUTS	OUTPUTS	TO GND	TO V _{CC}	
SUM _{IN} to SUM _{OUT}	$\overline{B0}$	Any \overline{F}	$\overline{B1}, \overline{B2}, \overline{B3}, M, C_n$	ALL \overline{A} 's	ADD
SUM _{IN} to \overline{P}	$\overline{A0}$	\overline{P}	$\overline{A1}, \overline{A2}, \overline{A3}, M, C_n$	ALL \overline{B} 's	ADD
SUM _{IN} to \overline{G}	$\overline{B0}$	\overline{G}	All \overline{A} 's, M, C _n	$\overline{B1}, \overline{B2}, \overline{B3}$	ADD
SUM _{IN} to C _{n+4}	$\overline{B0}$	C _{n+4}	All \overline{A} 's, M, C _n	$\overline{B1}, \overline{B2}, \overline{B3}$	ADD
C _n to SUM _{OUT}	C _n	Any \overline{F}	All \overline{A} 's, M	All \overline{B} 's	ADD

CD74HC181, CD74HCT181

AC Test Setup Reference (Active Low Data) (Continued)

TEST DELAY TIMES	AC PATHS		DC DATA INPUTS		MODE
	INPUTS	OUTPUTS	TO GND	TO V _{CC}	
C _n to C _{n+4}	C _n	C _{n+4}	All \bar{A} 's, M	All \bar{B} 's	ADD
SUM _{IN} to A = B	$\bar{B}0$	A = B	All A's, B1, B2, B3, M	C _n	SUBTRACT
SUM _{IN} to SUM _{OUT} (Logic Mode)	All \bar{B} 's	Any \bar{F}	All \bar{A} 's C _n	M	EXCLUSIVE OR

NOTES:

7. ADD Mode: S0, S3 = V_{CC}; S1, S2 = GND
8. SUBTRACT Mode: S0, S3 = GND; S1, S2 = V_{CC}

Switching Specifications Input t_p, t_f = 6ns

PARAMETER	SYMBOL	TEST CONDITIONS	V _{CC} (V)	25°C		-40°C To 85°C	-55°C To 125°C	UNITS
				TYP	MAX	MAX	MAX	
HC TYPES								
Propagation Delay, SUM Mode A _n or B _n to C _{n+4}	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	225	280	345	ns
			4.5	-	45	56	69	ns
		C _L = 15pF	5	19	-	-	-	ns
		C _L = 50pF	6	-	38	48	59	ns
A _n or B _n to G	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	210	265	315	ns
			4.5	-	42	53	63	ns
		C _L = 15pF	5	18	-	-	-	ns
		C _L = 50pF	6	-	36	45	54	ns
A _n or B _n to P	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	170	215	255	ns
			4.5	-	34	43	51	ns
		C _L = 15pF	5	14	-	-	-	ns
		C _L = 50pF	6	-	29	37	43	ns
A _n or B _n to F _n	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	230	290	345	ns
			4.5	-	46	58	69	ns
		C _L = 15pF	5	19	-	-	-	ns
		C _L = 50pF	6	-	39	49	59	ns
Propagation Delay, DIFF. Mode A _n or B _n to C _{n+4}	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	235	285	355	ns
			4.5	-	47	59	71	ns
		C _L = 15pF	5	20	-	-	-	ns
		C _L = 50pF	6	-	40	50	60	ns
A _n or B _n to G	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	215	270	325	ns
			4.5	-	43	54	65	ns
		C _L = 15pF	5	18	-	-	-	ns
		C _L = 50pF	6	-	37	46	55	ns
A _n or B _n to P	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	170	215	255	ns
			4.5	-	34	43	51	ns
		C _L = 15pF	5	14	-	-	-	ns
		C _L = 50pF	6	-	29	37	43	ns

CD74HC181, CD74HCT181

Switching Specifications Input $t_r, t_f = 6\text{ns}$ (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	V _{CC} (V)	25°C		-40°C To 85°C	-55°C To 125°C	UNITS
				TYP	MAX	MAX	MAX	
A _n or B _n to F _n	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	235	295	355	ns
			4.5	-	47	59	71	ns
		C _L = 15pF	5	20	-	-	-	ns
		C _L = 50pF	6	-	40	50	60	ns
A _n or B _n to A = B	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	245	305	370	ns
			4.5	-	49	61	74	ns
		C _L = 15pF	5	21	-	-	-	ns
		C _L = 50pF	6	-	42	52	63	ns
Propagation Delay, LOGIC Mode A _n or B _n to F _n	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	230	290	345	ns
			4.5	-	46	58	69	ns
		C _L = 15pF	5	19	-	-	-	ns
		C _L = 50pF	6	-	39	49	59	ns
Propagation Delay, SUM and DIFF. Modes C _n to C _{n+4}	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	165	205	250	ns
			4.5	-	33	41	50	ns
		C _L = 15pF	5	13	-	-	-	ns
		C _L = 50pF	6	-	28	35	43	ns
C _n to F _n	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	200	250	300	ns
			4.5	-	40	50	60	ns
		6	-	34	43	51	ns	
		C _L = 15pF	5	17	-	-	-	ns
Output Transition Time	t _{TLH} , t _{THL}	C _L = 50pF	2	-	75	95	110	ns
			4.5	-	15	19	22	ns
			6	-	13	16	19	ns
Input Capacitance	C _{IN}	C _L = 50pF	-	-	10	10	10	pF
Power Dissipation Capacitance	C _{PD}	C _L = 15pF	5	120	-	-	-	pF
HCT TYPES								
Propagation Delay, SUM Mode A _n or B _n to C _{n+4}	t _{PLH} , t _{PHL}	C _L = 50pF	4.5	-	53	66	80	ns
		C _L = 15pF	5	22	-	-	-	ns
A _n or B _n to G	t _{PLH} , t _{PHL}	C _L = 50pF	4.5	-	54	53	63	ns
		C _L = 15pF	5	23	-	-	-	ns
A _n or B _n to P	t _{PLH} , t _{PHL}	C _L = 50pF	4.5	-	41	51	62	ns
		C _L = 15pF	5	17	-	-	-	ns
A _n or B _n to F _n	t _{PLH} , t _{PHL}	C _L = 50pF	4.5	-	58	58	69	ns
		C _L = 15pF	5	24	-	-	-	ns
Propagation Delay, DIFF. Mode A _n or B _n to C _{n+4}	t _{PLH} , t _{PHL}	C _L = 50pF	4.5	-	55	69	83	ns
		C _L = 15pF	5	23	-	-	-	ns
A _n or B _n to G	t _{PLH} , t _{PHL}	C _L = 50pF	4.5	-	54	54	65	ns
		C _L = 15pF	5	23	-	-	-	ns
A _n or B _n to P	t _{PLH} , t _{PHL}	C _L = 50pF	4.5	-	40	50	60	ns
		C _L = 15pF	5	17	-	-	-	ns

CD74HC181, CD74HCT181

Switching Specifications Input $t_r, t_f = 6\text{ns}$ (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	V_{CC} (V)	25°C		-40°C To 85°C	-55°C To 125°C	UNITS
				TYP	MAX	MAX	MAX	
A_n or B_n to F_n	t_{PLH}, t_{PHL}	$C_L = 50\text{pF}$	4.5	-	57	71	86	ns
		$C_L = 15\text{pF}$	5	24	-	-	-	ns
A_n or B_n to $A = B$	t_{PLH}, t_{PHL}	$C_L = 50\text{pF}$	4.5	-	60	75	90	ns
		$C_L = 15\text{pF}$	5	25	-	-	-	ns
Propagation Delay, LOGIC Mode A_n or B_n to F_n	t_{PLH}, t_{PHL}	$C_L = 50\text{pF}$	4.5	-	54	68	81	ns
		$C_L = 15\text{pF}$	5	23	-	-	-	ns
Propagation Delay, SUM and DIFF. Modes C_n to C_{n+4}	t_{PLH}, t_{PHL}	$C_L = 50\text{pF}$	4.5	-	42	53	63	ns
		$C_L = 15\text{pF}$	5	18	-	-	-	ns
C_n to F_n	t_{PLH}, t_{PHL}	$C_L = 50\text{pF}$	4.5	-	48	56	68	ns
		$C_L = 15\text{pF}$	5	20	-	-	-	ns
Output Transition Time	t_{TLH}, t_{THL}	$C_L = 50\text{pF}$	4.5	-	15	19	22	ns
Input Capacitance	C_{IN}	$C_L = 50\text{pF}$	-	-	10	10	10	pF
Power Dissipation Capacitance	C_{PD}	$C_L = 15\text{pF}$	5	140	-	-	-	pF

NOTES:

9. C_{PD} is used to determine the dynamic power consumption, per package.
10. $P_D = V_{CC}^2 f_i + \sum (C_L V_{CC}^2) f_o$ where f_i = Input Frequency, f_o = Output Frequency, C_L = Output Load Capacitance, V_{CC} = Supply Voltage.

Test Circuits and Waveforms




FIGURE 3. HC SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS





FIGURE 4. HCT SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS

CD74HC181, CD74HCT181

Dual-In-Line Plastic Packages (PDIP)



NOTES:

1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
6. E and e_A are measured with the leads constrained to be perpendicular to datum -C.
7. e_B and e_C are measured at the lead tips with the leads unconstrained. e_C must be zero or greater.
8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
9. N is the maximum number of terminal positions.
10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).

E24.3 (JEDEC MS-001-AF ISSUE D)


24 LEAD NARROW BODY DUAL-IN-LINE PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.210	-	5.33	4
A1	0.015	-	0.39	-	4
A2	0.115	0.195	2.93	4.95	-
B	0.014	0.022	0.356	0.558	-
B1	0.045	0.070	1.15	1.77	8
C	0.008	0.014	0.204	0.355	-
D	1.230	1.280	31.24	32.51	5
D1	0.005	-	0.13	-	5
E	0.300	0.325	7.62	8.25	6
E1	0.240	0.280	6.10	7.11	5
e	0.100 BSC		2.54 BSC		-
e_A	0.300 BSC		7.62 BSC		6
e_B	-	0.430	-	10.92	7
L	0.115	0.150	2.93	3.81	4
N	24		24		9

Rev. 0 12/93

CD74HC181, CD74HCT181

Small Outline Plastic Packages (SOIC)



M24.3 (JEDEC MS-013-AD ISSUE C)

24 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.0926	0.1043	2.35	2.65	-
A1	0.0040	0.0118	0.10	0.30	-
B	0.013	0.020	0.33	0.51	9
C	0.0091	0.0125	0.23	0.32	-
D	0.5985	0.6141	15.20	15.60	3
E	0.2914	0.2992	7.40	7.60	4
e	0.05 BSC		1.27 BSC		-
H	0.394	0.419	10.00	10.65	-
h	0.010	0.029	0.25	0.75	5
L	0.016	0.050	0.40	1.27	6
N	24		24		7
α	0°	8°	0°	8°	-

Rev. 0 12/93

NOTES:

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. "L" is the length of terminal for soldering to a substrate.
7. "N" is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch)
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact

All Harris Semiconductor products are manufactured, assembled and tested under **ISO9000** quality systems certification.

Harris Semiconductor products are sold by description only. Harris Semiconductor reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Harris is believed to be accurate and reliable. However, no responsibility is assumed by Harris or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Harris or its subsidiaries.

Sales Office Headquarters

For general information regarding Harris Semiconductor and its products, call **1-800-4-HARRIS**

NORTH AMERICA
 Harris Semiconductor
 P. O. Box 883, Mail Stop 53-210
 Melbourne, FL 32902
 TEL: 1-800-442-7747
 (407) 729-4984
 FAX: (407) 729-5321

EUROPE
 Harris Semiconductor
 Mercure Center
 100, Rue de la Fusee
 1130 Brussels, Belgium
 TEL: (32) 2.724.2111
 FAX: (32) 2.724.22.05

ASIA
 Harris Semiconductor PTE Ltd.
 No. 1 Tannery Road
 Cencon 1, #09-01
 Singapore 1334
 TEL: (65) 748-4200
 FAX: (65) 748-0400

