
HD74ALVCHR162269A

12-bit to 24-bit Registered Bus Exchanger with 3-state Outputs

HITACHI

ADE-205-125 (Z)
Preliminary
1st. Edition
January 1998

Description

The HD74ALVCHR162269A is a 12-bit to 24-bit registered bus exchanger, which is intended for applications where two separate ports must be multiplexed onto, or de-multiplexed from, a single port. It is particularly suitable as an interface between synchronous DRAMs and high speed microprocessors. The HD74ALVCHR162269A is designed specifically for low voltage (from 2.5 V to 3.3 V) V_{cc} operation.

Data is stored in the internal B-port registers on the low to high transition of the CLK input, provided that the appropriate \overline{CLKENA} inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24-bit word on the B-port. For data transfer in the B to A direction, a single storage register is provided. The \overline{SEL} line selects 1B or 2B data for the A outputs.

The register on the A output permits the fastest possible data transfer, thus extending the period that the data will be valid on the bus. The control pins are registered so that all transactions are synchronous with the clock. Data flows is controlled by the active low output enables (\overline{OEA} , $\overline{OEB1}$, $\overline{OEB2}$).

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

All outputs, which are designed to sink up to 12 mA, include 26 Ω resistors to reduce overshoot and undershoot.

Features

- All outputs have equivalent 26 Ω series resistors, so no external resistors are required.
- Bus hold on data inputs eliminates the need for external pullup / pulldown resistors.

HD74ALVCHR162269A

Function Table

Inputs			Outputs	
CLK	$\overline{OE}A$	$\overline{OE}B$	A	1B, 2B
↑	H	H	Z	Z
↑	H	L	Z	Active
↑	L	H	Active	Z

Output-enable table

Inputs			Outputs		
$\overline{CLKENA1}$	$\overline{CLKENA2}$	CLK	A	1B	2B
L	H	↑	L	L	$2B_0^{-1}$
L	H	↑	H	H	$2B_0^{-1}$
L	L	↑	L	L	L
L	L	↑	H	H	H
H	L	↑	L	$1B_0^{-1}$	L
H	L	↑	H	$1B_0^{-1}$	H
H	H	X	X	$1B_0^{-1}$	$2B_0^{-1}$

A-to-B storage table ($\overline{OE}B = L$)

Inputs		Outputs		
CLK	\overline{SEL}	1B	2B	Output A
X	H	X	X	A_0^{-1}
X	L	X	X	A_0^{-1}
↑	H	L	X	L
↑	H	H	X	H
↑	L	X	L	L

B-to-A storage ($\overline{OE}A = L$)

H : High level

L : Low level


X : Immaterial

Z : High impedance

↑ : Low to high transition

Note: 1. Output level before the indicated steady state input conditions were established.

Pin Arrangement



HD74ALVCHR162269A

Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage range	V_{CC}	-0.5 to 4.6	V	
Input voltage range ^{1,2}	V_I	-0.5 to 4.6 -0.5 to $V_{CC} + 0.5$	V	Except I/O ports I/O ports
Output voltage range ^{1,2}	V_O	-0.5 to $V_{CC} + 0.5$	V	
Input clamp current	I_{IK}	-50	mA	$V_I < 0$
Output clamp current	I_{OK}	±50	mA	$V_O < 0$ or $V_O > V_{CC}$
Continuous output current	I_O	±50	mA	$V_O = 0$ to V_{CC}
Continuous current through	I_{CC} / I_{GND}	±100	mA	
Maximum power dissipation at $T_a = 55^\circ\text{C}$ (in still air) ³	P_T	1	W	TSSOP
Storage temperature range	Tstg	-65 to 150	°C	

Notes: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.


1. The input and output negative-voltage ratings may be exceeded if the input and output clamp current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum power dissipation is calculated using a junction temperature of 150°C and board trace length of 750 mils.

Recommended Operating Conditions

Item	Symbol	Min	Max	Unit	Conditions
Supply voltage	V_{CC}	2.3	3.6	V	
Input voltage	V_I	0	V_{CC}	V	
Output voltage	V_O	0	V_{CC}	V	
High-level output current	I_{OH}	—	-6	mA	$V_{CC} = 2.3\text{ V}$
		—	-8		$V_{CC} = 2.7\text{ V}$
		—	-12		$V_{CC} = 3.0\text{ V}$
Low-level output current	I_{OL}	—	6	mA	$V_{CC} = 2.3\text{ V}$
		—	8		$V_{CC} = 2.7\text{ V}$
		—	12		$V_{CC} = 3.0\text{ V}$
Input transition rise or fall rate	$\Delta t / \Delta v$	0	10	ns / V	
Operating free-air temperature	T_a	-40	85	°C	

Note: Unused or floating control pins must be held high or low.

Logic Diagram



HD74ALVCHR162269A

Electrical Characteristics (Ta = -40 to 85°C)

Item	Symbol	V _{cc} (V)	Min	Max	Unit	Test Conditions	
Input voltage	V _{IH}	2.3 to 2.7	1.7	—	V		
		2.7 to 3.6	2.0	—			
	V _{IL}	2.3 to 2.7	—	0.7			
		2.7 to 3.6	—	0.8			
Output voltage	V _{OH}	Min to Max	V _{cc} -0.2	—	V	I _{OH} = -100 μA	
		2.3	1.9	—		I _{OH} = -4 mA, V _{IH} = 1.7 V	
		2.3	1.7	—		I _{OH} = -6 mA, V _{IH} = 1.7 V	
		2.7	2.2	—		I _{OH} = -4 mA, V _{IH} = 2.0 V	
		2.7	2.0	—		I _{OH} = -8 mA, V _{IH} = 2.0 V	
		3.0	2.4	—		I _{OH} = -6 mA, V _{IH} = 2.0 V	
		3.0	2.0	—		I _{OH} = -12 mA, V _{IH} = 2.0 V	
		V _{OL}	Min to Max	—		0.2	I _{OL} = 100 μA
	2.3		—	0.4	I _{OL} = 4 mA, V _{IL} = 0.7 V		
	2.3		—	0.55	I _{OL} = 6 mA, V _{IL} = 0.7 V		
	2.7		—	0.4	I _{OL} = 4 mA, V _{IL} = 0.8 V		
	2.7		—	0.6	I _{OL} = 8 mA, V _{IL} = 0.8 V		
	3.0		—	0.55	I _{OL} = 6 mA, V _{IL} = 0.8 V		
	3.0	—	0.8	I _{OL} = 12 mA, V _{IL} = 0.8 V			
Input current	I _{IN}	3.6	—	±5.0	μA	V _{IN} = V _{cc} or GND	
		I _{IN (hold)}	2.3	45		—	V _{IN} = 0.7 V
			2.3	-45		—	V _{IN} = 1.7 V
			3.0	75		—	V _{IN} = 0.8 V
			3.0	-75		—	V _{IN} = 2.0 V
			3.6	—		±500	V _{IN} = 0 to 3.6 V
Off state output current ^{*1}	I _{OZ}	3.6	—	±10	μA	V _{OUT} = V _{cc} or GND	
Quiescent supply current	I _{cc}	3.6	—	40	μA	V _{IN} = V _{cc} or GND	
		ΔI _{cc}	3.0 to 3.6	—		750	One input at (V _{cc} -0.6) V, other inputs at V _{cc} or GND

Notes: 1. For I/O ports, the parameter I_{OZ} includes the input leakage current.

HD74ALVCHR162269A

Switching Characteristics (Ta = -40 to 85°C)


Item	Symbol	V _{cc} (V)	Min	Typ	Max	Unit	From (Input)	To (Output)
Maximum clock frequency	f _{max}	2.5±0.2	—	—	—	MHz		
		2.7	—	—	—			
		3.3±0.3	135	—	—			
Propagation delay time	t _{PLH}	2.5±0.2	—	—	—	ns	CLK	B
		2.7	—	—	—			
		3.3±0.3	2.0	—	5.0			
	t _{PHL}	2.5±0.2	—	—	—		CLK	A
		2.7	—	—	—			
		3.3±0.3	1.0	—	4.0			
Output enable time	t _{ZH}	2.5±0.2	—	—	—	ns	CLK	B
		2.7	—	—	—			
		3.3±0.3	2.0	—	5.0			
	t _{ZL}	2.5±0.2	—	—	—		CLK	A
		2.7	—	—	—			
		3.3±0.3	1.0	—	4.5			
Output disable time	t _{HZ}	2.5±0.2	—	—	—	ns	CLK	B
		2.7	—	—	—			
		3.3±0.3	2.0	—	5.0			
	t _{LZ}	2.5±0.2	—	—	—		CLK	A
		2.7	—	—	—			
		3.3±0.3	1.0	—	4.5			
Input capacitance	C _{IN}	3.3	—	3.5	—	pF		
Output capacitance	C _O	3.3	—	9.0	—	pF		

HD74ALVCHR162269A

Switching Characteristics (Ta = -40 to 85°C) (cont)


Item	Symbol	V _{CC} (V)	Min	Typ	Max	Unit	FROM (Input)
Setup time	t _{su}	2.5±0.2	—	—	—	ns	A data before CLK↑ “H” or “L”
		2.7	—	—	—		
		3.3±0.3	1.0	—	—		
		2.5±0.2	—	—	—		B data before CLK↑ “H” or “L”
		2.7	—	—	—		
		3.3±0.3	1.0	—	—		
		2.5±0.2	—	—	—		SEL before CLK↑ “H” or “L”
		2.7	—	—	—		
		3.3±0.3	1.0	—	—		
		2.5±0.2	—	—	—		CLKENA1 or CLKENA2 before CLK↑ “H” or “L”
		2.7	—	—	—		
		3.3±0.3	1.0	—	—		
		2.5±0.2	—	—	—		OE before CLK↑ “H” or “L”
		2.7	—	—	—		
		3.3±0.3	1.0	—	—		
Hold time	t _h	2.5±0.2	—	—	—	ns	A data after CLK↑ “H” or “L”
		2.7	—	—	—		
		3.3±0.3	0.5	—	—		
		2.5±0.2	—	—	—		B data after CLK↑ “H” or “L”
		2.7	—	—	—		
		3.3±0.3	0.5	—	—		
		2.5±0.2	—	—	—		SEL after CLK↑ “H” or “L”
		2.7	—	—	—		
		3.3±0.3	0.5	—	—		
		2.5±0.2	—	—	—		CLKENA1 or CLKENA2 after CLK↑ “H” or “L”
		2.7	—	—	—		
		3.3±0.3	0.5	—	—		
		2.5±0.2	—	—	—		OE after CLK↑ “H” or “L”
		2.7	—	—	—		
		3.3±0.3	0.5	—	—		
Pulse width	t _w	2.5±0.2	—	—	—	ns	CLK “H” or “L”
		2.7	—	—	—		
		3.3±0.3	2.0	—	—		

Test Circuit




HD74ALVCHR162269A


Waveforms - 1



Waveforms - 2




Waveforms – 3



HD74ALVCHR162269A

Package Dimensions

Unit : mm



When using this document, keep the following in mind:

1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
6. **MEDICAL APPLICATIONS:** Hitachi's products are not authorized for use in **MEDICAL APPLICATIONS** without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in **MEDICAL APPLICATIONS**.