

Contents

Page	Section	Title
4	1.	General Description
4	1.1.	Features
6	1.2.	Block Diagram
7	2.	Function Description
7	2.1.	Analog Frontend
7	2.2.	Input Selection
7	2.2.1.	AD-Conversion
7	2.2.2.	Automatic Gain Control
8	2.2.3.	Signal Magnitudes
9	2.3.	Inset Synchronization
9	2.4.	Chroma Decoding and Standard Search
11	2.5.	Comb Filtering
11	2.6.	Luminance Processing
11	2.7.	Decimation
11	2.7.1.	Single PIP Mode
12	2.7.2.	Horizontal and Vertical Fine Positioning
12	2.7.3.	Multi Display Mode
13	2.8.	Display Control
15	2.8.1.	Mixed Standard Applications and (S)VGA Support
16	2.8.2.	Display Standard
16	2.8.3.	Picture Positioning
17	2.9.	Output Signal Processing
17	2.9.1.	Luminance Peaking
17	2.9.2.	RGB Matrix
18	2.9.3.	Framing and Colored Background
18	2.9.4.	16:9 Inset Picture Support
19	2.9.5.	Parent Clock Generation
19	2.9.6.	Select Signal
20	2.10.	DA-Conversion and RGB/YUV Switch
21	2.10.1.	Contrast, Brightness and Peak Level Adjustment
21	2.10.2.	Pedestal Level Adjustment
22	2.11.	Data Slicer
22	2.11.1.	Closed Caption
22	2.11.2.	Widescreen Signalling (WSS)
22	2.11.3.	Indication of New Data
23	2.11.4.	Violence Protection
24	3.	I ² C Bus
24	3.1.	I ² C Bus Address
24	3.2.	I ² C Bus Format
24	3.3.	I ² C Bus Command Table
26	3.4.	I ² C Bus Command Description
68	4.	Specifications
68	4.1.	Outline Dimensions
69	4.2.	Pin Connections and Short Descriptions
70	4.3.	Pin Descriptions

Contents, continued

Page	Section	Title
71	4.4.	Pin Configurations
72	4.5.	Pin Circuits
74	4.6.	Electrical Characteristics
74	4.6.1.	Absolute Maximum Ratings
75	4.6.2.	Recommended Operating Conditions
75	4.6.2.1.	General Recommended Operating Conditions
76	4.6.2.2.	Recommended Operating Range
78	4.6.3.	Characteristics
80	4.6.4.	Recommended Crystal Characteristics
81	5.	Application

Data Sheet History

SDA 9488X, SDA 9588X Picture-In-Picture ICs

Release Note: Revision bars indicate significant changes to the previous edition.

1. General Description

SDA 9488x "PIP IV Basic" and SDA 9588x OCTOPUS belong to a new generation of cost-effective PiP processors that combine high-quality digital PIP signal processing, digital multistandard color decoding and AD/DA conversion on a single chip. Both devices are equipped with CVBS and Y/C input interfaces. In addition the SDA 9588x is also able to process YUV input signals for displaying high-quality video signals e.g. coming from a DVD source.



Fig. 1-1: Picture-In-Picture

The integrated digital color decoder is able to decode all analog TV standards (PAL, NTSC and SECAM) and detects the standard automatically. Therefore the IC is suited for world-wide use.

A picture reduction from 1/9 to 1/81 of original size selectable in fine steps is possible. The transfer functions of the decimation filters are optimally matched to the selected picture size reduction and can furthermore be adjusted to the viewer's requirements by a selectable peaking. A maximum of 324 luminance and 2x81 chrominance pixels per line are stored in the memory.

1.1. Features

- Single chip solution:
 - AD-conversion for CVBS or Y/C or YUV (available with SDA 9588x only), multistandard color decoding, PLL for synchronization of inset channel, decimation filtering, embedded memory, RGBmatrix, DA-conversion, RGB/YUV switch, dataslicer and clock generation integrated on chip
- Analog inputs:
 - 3x CVBS or 1x CVBS and 1x Y/C or 1xYUV (SDA 9588x) alternatively
 - Clamping of each input
 - All ADCs with 8 bit amplitude resolution
 - · Automatic Gain Control (AGC) for Y and CVBS
- Inset Synchronization:
 - Multiple time constants for reliable synchronization
 - Automatic recognition of 625 lines/525 lines standard
- Color Decoder:
 - PAL-B/G, PAL-M, PAL-N(Argentina), PAL60, NTSC-M, NTSC4.4 and SECAM
 - Adjustable color saturation
 - Hue control for NTSC
 - Automatic Chroma Control (-24 dB ... +6 dB)
 - Automatic recognition of chroma standards: different search strategies selectable
 - Single crystal for all standards
 - IF-characteristic compensation filter
- Decimation:
 - PIP sizes between 1/81 and 1/9 adjustable with steps of 2 lines and 4 pixel
 - Resolution up to 324 luminance and 2x81 chrominance pixels per inset line
 - Horizontal and vertical filtering dependent on picture size
- Display Features:
 - 7 bit per pixel stored in memory
 - · Field and joint-line free frame mode display
 - Display on VGA and SVGA screen (f_H limited to 40 kHz)
 - 8 different read frequencies for 16:9 compatibility
 - Line doubling mode for progressive scan applications
 - Freeze picture
 - Coarse positioning at 4 corners of the parent picture
 - Fine positioning at steps of 4 pixels and 2 lines

- Output signal processing:
 - 7 bit DAC
 - RGB or YUV switch: Insertion of an external source without PIP processing
 - Digital interpolation for anti-imaging
 - Adjustable transient improvement for luma (peaking)
 - Contrast, Brightness and Pedestal Level adjustable
 - Analog outputs: Y, +(B-Y), +(R-Y), or Y, -(B-Y), -(R-Y) or RGB
 - Three RGB matrices available: NTSC(Japan), NTSC(USA) or EBU
 - 64 different background colors and 4096 different frame colors
 - Plain or 3D frame with variable width and height
- Data Slicing:
 - Slicing of closed-caption (CC) or wide-screen-signaling (WSS) data
 - Violence blocking capability (V-chip)
 - Several filter for XDS data extraction
- I²C Bus control (400 kHz)
- High stability clock generation
- SOIC28-1 package (SMD)
- Full SDA 9489x and SDA 9589x upward compatibility
- SDA 9388x/SDA 9389x pinout compatibility
- 3.3 V supply voltage (5 V input capable)

1.2. Block Diagram



Fig. 1-2: Block Diagram

2. Function Description

2.1. Analog Frontend

2.2. Input Selection

An analog inset CVBS signal can be fed to the inputs CVBS1-3 of SDA 9588x resp. SDA 9488x. Each of these sources is selectable via I²C bus (**CVBSEL**). CVBS2 and CVBS3 can be used as separate Y/C inputs. YUV sources can be connected to CVBS1, CVBS2 and CVBS3 provided YUV operation at the SDA 9588X being enabled (**YUVSEL**). Using an external switch the SDA 9588X can operate in applications with both YUV and CVBS signals.

2.2.1. AD-Conversion

All signal are clamped and AD-converted with an amplitude resolution of 8 bit. CVBS and Y signals are clamped to the sync bottom or backporch, selectable by *CLMSTGY*. U/V and C signals are always clamped to their mid-level during blanking.

The clamping pulse can be shifted in position (**CLMP-IST**) and length (**CLMPID**) to adjust to the specific application. The ADCs are driven by a 20.25 MHz free running crystal clock which is not related to the incoming CVBS signal.

To avoid aliasing by subsampling the CVBS signal and the Y/C signals should be bandlimited to 10 MHz. In the same manner the U/V signal frequency spectrum (SDA 9588x) should not exceed 5 MHz. The digital filtering suppresses all frequencies above the useable spectrum.



Fig. 2–2: Clamping Timing

2.2.2. Automatic Gain Control

To accommodate to different CVBS input voltages an automatic gain control has been implemented. The chip works correctly for input voltages in the range from 0.5 to 1.5 V_{pp} . For best signal-to-noise ratio, the maximum CVBS amplitude is recommended if available. The AGC behavior can be chosen out of four possibilities (**AGCMDE**):

The sync height serves as reference for the gain control in the typical application. When using overflow detection only, the gain is set to maximum and is reduced whenever an overflow occurs. This procedure will be executed again when a channel change is detected or the gain control is manually reset by **AGCRES**.



Fig. 2–1: AGC Characteristic

Table 2-1: Input selection

CVBS	EL	YUVSEL	Input			Remark
D1	D0	-	CVBS1	CVBS2	CVBS3	
0	0	0	CVBS			
0	1	0		CVBS		
1	0	0		Y (VBS)	С	Y/C mode
1	1	0			CVBS	
Х	Х	1	Y (VBS)	U (CB)	V (CR)	YUV mode (SDA 9588x only)

2.2.3. Signal Magnitudes

The nominal CVBS signal with 75 % color has a magnitude of 1 V_{pp}. The upper headroom is left to permit signals with 100 % color resulting in 1.23 V_{pp}. The Y signal must always contain the sync part. Its levels correspond to the CVBS levels except for the missing color and burst. After A/D conversion the video part is clamped to its black value and is amplified to 224 digital steps. The nominal signal levels ensure correct brightness and saturation. The YUV signal levels conform to the ITU 601 recommendation.



Fig. 2-3: CVBS/Y and Chroma ADC Input Signal Range



Fig. 2–4: UV Input Signal Range

AGCVAL		Conversion	Signal	Signal Range	Conversion	Signal			
D3	D2	D1	D0	CRYC	SRY	SHC	CRUV	SRUV	
0	0	0	0	0.5 V _{pp}	0.42 V _{pp}				
1	0	0	0	1.2 V _{pp}	1.0 V _{pp}	0.89 V _{pp}	0.8 V _{pp}	0.7 V _{pp}	
1	1	1	1	1.5 V _{pp}	1.25 V _{pp}				

Table 2–2: ADC conversion range and required input signal voltage

2.3. Inset Synchronization

Horizontal and vertical sync pulses are separated after elimination of the high frequency components of the CVBS signal by a low pass filter. Horizontal sync pulses are generated by a digital phase-locked-loop (DPLL). Its time constant is adjustable between fast and slow behavior in four steps (PLLITC) to consider different input sources (e.g. VCR). Noisy input signals become more stable when a noise-reduction is enabled (NSRED). Additionally weak input signals from a satellite dish ('fishes') become more stable when SATNR is enabled. Both should be enabled to have best available performance. A vertical flywheel mode improves vertical sync separation for weak signals (VFLYWHL, VFLYWHLMD). Additionally, v-syncs may be gated by VTHRL50/60 and VTHRH50/60 to reject invalid v-syncs. Dependent on detected linestandard, the VTHRx50 or VTHRx60 setting is used. 50 Hz or 60 Hz operation for sync separation may be forced separately or selected to work automatically (FLN-STRD).When NOSIGB is enabled, a colored background is shown instead of the picture when PIP is out of (horizontal) synchronization. The detected line standard is indicated by SYNCSTAT.

2.4. Chroma Decoding and Standard Search

The system is able to decode NTSC and PAL signals with a subcarrier of 3.58 MHz and 4.43 MHz (PAL B/M/ N/60, NTSC M/4.4) as well as SECAM signals with 4.05/4.2 MHz subcarrier. The system may be forced to a certain standard, or an automatic standard detection can be used (**CSTAND**). For automatic standard detection, some standards which are not likely to be received can be ignored to improve the detection process.

Depending on the detected line standard (525 or 625 lines) the color standard detection circuit searches for 60 Hz signals (NTSC-M / PAL-M / PAL 60 / NTSC44) or 50 Hz signals (PAL-B / SECAM / PAL-N) respectively. Within each line standard, the standard is detected by consequently switching from one to another. This standard detection process can be set to slow or fast behavior (LOCKSP). In slow behavior, 25 fields are used to detect the standard, whereas 15 fields are used in fast behavior. If unsuccessful within this time period the system tries to detect another standard.For SECAM detection, a choice between different recognition levels is possible (SCMIDL, SECACCL, SECDIV) and the evaluated burst position is selectable (BGPOS).

For getting the chrominance information the digitized video signal is multiplied with the regenerated color subcarrier once in-phase and once phase-shifted by 90°. After lowpass filtering digital UV is available for PAL and NTSC. The subcarrier is regenerated by a digital PLL. At SECAM operation the PLL runs free and generates the line-wise alternating subcarriers. A CORDIC structure demodulates the frequency-modulated UV signals. The following SECAM de-emphasis filter characteristic is adjustable (**DEEMP**).

The chroma signal can be filtered before demodulation by means of a selectable IF-prefilter (**IFCOMP**).

CSTANDEX		M-C	0	z	М	В	٨M	2 44
D1	D0	NTSC	PAL6	PAL-I	PAL-I	PAL-I	SEC/	NTSC
0	0	1	1			1	1	~
0	1	1		1	1			
1	0		1			1	1	1
1	1	1				1	~	

Table 2-3: Considered color standards for automatic standard detection



Fig. 2–5: SECAM De-emphasis Filter Characteristic and IF-compensation Filter Characteristic

The Hue Control (HUE) influences the phase of the demodulation subcarrier between -44.8° and 43.4° in steps of 1.4°. This is provided for NTSC only and adjustment is ineffective for PAL and SECAM signals.

The reference for the subcarrier generation is a crystal stable clock of 20.25000 MHz. In order to avoid color standard detection problems, the maximum deviation of this frequency should not exceed 100ppm. For a good PLL locking behavior a maximum deviation of 40ppm is recommended. A small frequency adjustment (-150 ... +310 ppm) is possible for using a crystal with small frequency deviations (SCADJ). For test purposes, CPLL allows to open the loop of the chroma PLL.

For deviations in the chroma signal up to 30dB, a stable output amplitude after chroma decoding is achieved due to the ACC (Automatic Chroma Control). If the chroma signal (color burst) is below a selectable threshold (CKILL), the color will be switched off. Alternatively the color-killer can be bypassed and the color can be switched on or off under all conditions (COLON). By setting ACCFIX, the automatic chroma control is disabled and set to a default value.

The bandwidth of the chroma filter is adjustable via CHRBW. The bandwidth depends on whether the decoder is in SECAM operation or not. A change in CHRBW does not result in a chrominance position shift on the screen.

CKSTAT can be read out and gives information whether the color is switched on or off. STDET indicates the detected color standard. Additionally PALID and **PALDET** signal whether a PAL signal is applied.

Table 2-4: Color-killer adjustment

CKILL		COLON	Color Killed at Damping				
D1	D0		or				
0	0	0	30 dB				
0	1	0	18 dB				
1	1	0	24 dB				
1	1	0	Color always off				
Х	Х	1	Color always on				

2.5. Comb Filtering

Depending on the selected picture size and color standard, a comb filtering is performed for luminance and chrominance. A comb filter uses the spectral interleaving of the encoded luminance and chrominance to separate both without cross artifacts. Thus cross-color and cross-luminance are suppressed effectively. For NTSC sources, a comb filtering is performed for all picture sizes. Due to reduced bandwidth in horizontal and vertical direction a strong reduction of cross artifacts can be achieved for PAL signals. The same applies for the luminance signal of SECAM signals.

2.6. Luminance Processing

The A/D-converted CVBS (or Y) signal is digitally clamped to back porch. Depending on the transmitted standard and operational area, an offset between black- and blanking level can be found in the incoming signal ('7.5 IRE'). As for some applications a black offset is not desired, controlling may be done using **LMOFST**. The positive or negative offset is added to the Y signal before scaling.

The color carrier is removed out of a CVBS signal by means of a notch filter. It is set to the corresponding color carrier (3.58 or 4.4 MHz) only if the standard is detected permanently. This prevents the luminance sharpness of being changed within the standard search process. For Y signals the notch is disabled.A special peaking can be applied to the notch-filter (NADJ) to make it steeper. For a fine adjustment of delaycompensation between luminance and chrominance, **YCDEL** allows a luminance shifting in 16 steps of 50ns.



Fig. 2–6: Black Level Correction of Luminance Signal

2.7. Decimation

2.7.1. Single PIP Mode

Luminance and chrominance signals are filtered in horizontal and vertical direction. The coarse horizontal and vertical picture size (1/3, 1/4, 1/6) is independently programmable with **SIZEHOR** and **SIZEVER**. A fine adjustment in steps of 4 pixel and 2 lines is possible by **HSHRINK** and **VSHRINK**, which allows correct aspect ratio for multistandard applications (50/60 Hz mixed mode, (S)VGA).

For main decimation factors, the stored number of pixel and lines are listed in the following tables.

	IOR				
SIZE	HOR	Horizontal	PIP F	Pixel per	Line
D 4	50	Scaling	v		

Table 2-5: Number of stored pixel per line dependent

		O a a l'an a	· · · · · · · · · · · · · · · · · · ·		
D1	D0	Scaling	Y	(B-Y)	(R-Y)
0	0	2:1	324	81	81
0	1	3:1	216	54	54
1	0	4:1	160	40	40
1	1	6:1	108	27	27

Table 2–6: Number of stored lines per field	Table 2–6:	Number	of stored	lines	peri	field
---	------------	--------	-----------	-------	------	-------

SIZE	VER	Vertical	PIP lines	
D1	D0	Scaling	625 Lines Source	525 Lines Source
0	0 ¹⁾	3:1	88	72
0	1	3:1	88	72
1	0	4:1	66	54
1	1	6:1	44	36
¹⁾ On SDA	ly used 9x89x t	for compati	bility with othe	r SDA 9x88x/

HSHRNK	SIZEHOR	Decimation Factor	stored Pixel	HSHRNK	SIZEHOR	Decimation factor	stored Pixel	HSHRNK	SIZEHOR	Decimation factor	stored Pixel
0	0	2.00	324	0	1	3.00	216	0	3	6.00	108
1	0	2,00	320	1	1	3.04	210	1	3	6.23	100
2	0	2.05	316	2	1	3.11	208	2	3	6.48	100
3	0	2.08	312	3	1	3.17	204	3	3	6.75	96
4	0	2.10	308	4	1	3.23	200	4	3	7.04	92
5	0	2,13	304	5	1	3,29	196	5	3	7,35	88
6	0	2,16	300	6	1	3,37	192	6	3	7,70	84
7	0	2,19	296	7	1	3,44	188	7	3	8,10	80
8	0	2,22	292	8	1	3,51	184	8	3	8,52	76
9	0	2,25	288	9	1	3,60	180	9	3	8,99	72
10	0	2,28	284	10	1	3,67	176	10	3	9,51	68
11	0	2,31	280	11	1	3,76	172	11	3	10,12	64
12	0	2,35	276	12	1	3,84	168	12	3	10,64	60
13	0	2,38	272	13	1	3,94	164				
14	0	2,41	268	0	2	4,05	160				
15	0	2,45	264	1	2	4,16	156				
16	0	2,49	260	2	2	4,27	152				
17	0	2,53	256	3	2	4,38	148				
18	0	2,57	252	4	2	4,50	144				
19	0	2,61	248	5	2	4,63	140				
20	0	2,66	244	6	2	4,77	136				
21	0	2,70	240	7	2	4,91	132				
22	0	2,74	236	8	2	5,06	128				
23	0	2,80	232	9	2	5,22	124				
24	0	2,84	228	10	2	5,41	120				
25	0	2,89	224	11	2	5,59	116				
26	0	2 05	220	12	2	5 78	112				

Fig. 2–7: Number of Stored Pixel per Line Dependent on HSHRNK

		625 lir	ies	525 lines		
VSHRNK	SIZEVER	Dec. Factor	Lines	Dec. Factor	Lines	
0	1	3,00	88	3	72	
1	1	3,07	86	3,09	70	
2	1	3,14	84	3,19	68	
3	1	3,21	82	3,28	66	
4	1	3,30	80	3,38	64	
5	1	3,38	78	3,49	62	
6	1	3,47	76	3,61	60	
7	1	3,56	74	3,73	58	
8	1	3,66	72	3,87	56	
9	1	3,77	70			
10	1	3,89	68			
0	2	4,00	66	4,01	54	
1	2	4,13	64	4,15	52	
2	2	4,25	62	4,31	50	
3	2	4,41	60	4,5	48	
4	2	4,56	58	4,69	46	
5	2	4,72	56	4,9	44	
6	2	4,88	54	5,13	42	
7	2	5,06	52	5,39	40	
8	2	5,28	50	5,7	38	
9	2	5,50	48			
10	2	5,75	46			

		625 line	es	525 lin	es
VSHRNK	SIZEVER	Dec. Factor	Lines	Dec. Factor	Lines
0	3	6,00	44	6,00	36
1	3	6,28	42	6,38	34
2	3	6,61	40	6,75	32
3	3	6,94	38	7,22	30
4	3	7,31	36	7,73	28
5	3	7,78	34	8,30	26
6	3	8,25	32	9,00	24
7	3	8,81	30	9,80	22
8	3	9,42	28	10,78	20
9	3	10,17	26		
10	3	11,02	24		

Fig. 2-8: Number of Stored Lines per Field Dependent	t
on VSHRNK	

Table 2-7: Multi-display modes

Display DISPMOD		Size Picture Configuration		Pixel	Lines		
wode	D1	D0				625	525
1	0	0	SIZEHOR/ SIZEVER	Single PIP mode	324	88	72
			HSRHNK/ VSHRNK		60	24	20
2	0	1	3 x 1/9	One upon another (same content)	216	264	216
3	1	0	4 x 1/16	One upon another (same content)	156	264	216

2.8. Display Control

The on-chip memory capacity is 512 kbits. Provided that the same standard (50 or 60 Hz) video sources are applied to inset and parent channel, jointline-free frame mode display is possible. This means that every incoming field is processed and displayed by the SDA 9488x/SDA 9588x processor. The result is a high vertical and time resolution. For this purpose the standard is analyzed internally and frame mode display is blocked automatically, if the described restrictions are not fulfilled. Then only every second incoming field is shown (field mode). Field mode normally shows jointlines. This is caused by an update of the memory during read out. The result is that one part of the picture contains new picture information and the other part contains one earlier written field. The switching from or to frame mode is free of artifacts.

Activation of frame-mode display is blocked automatically if at least one of the following conditions is not fulfilled:

 Inset and parent channel have the same field repetition frequency. This means that frame mode is possible only for 50 Hz inset and parent sources or 60 Hz inset and parent sources.

- Interlace signal is detected for inset and parent channel. For progressive scan or (S)VGA display therefore only field mode is possible. For some VCRs in trick mode, often no interlace is detected also.
- The number of lines is within a predefined range for inset (FMACTI) or parent (FMACTP) channel (assuming standard signals according to ITU)

The system may be forced to field mode by means of **FIESEL.** Either first or second field is selectable. 'One of both' takes every second field independent of the field number. This is meant for sources generating only one field (e.g. video-games).

For progressive scan conversion systems and HDTV / (S)VGA displays a line doubling mode is available (**PROGEN**). Every line of the inset picture is read twice.

Memory writing is stopped by **FREEZE** bit. The field stored in the memory is then continuously read. As the picture decimation is done before storing, the picture size of a frozen picture can not be changed.

FMACTP	Parent Standard	Number of Lines per Field	FMACTI	Inset Standard	Number of Lines per Field
0	50 Hz	310315	0	50 Hz	310315
1	50 Hz	290325	1	50 Hz	290325
0	60 Hz	260265	0	60 Hz	260265
1	60 Hz	250275	1	60 Hz	250275

Table 2-8: Required number of lines for frame mode display



values in brackets () apply for 100Hz systems

Fig. 2-9: Field Detection and Phase Adjustment of Vertical Pulse (VSP)

Depending on the phase between inset and parent signals a correction of the display raster for the read out data is performed. Synchronization of memory reading with the parent channel is achieved by processing the parent horizontal and vertical synchronization signals. Horizontal and vertical pulses may be provided. The signals are fed to the IC at pin HSP for horizontal synchronization and pin VSP for vertical synchronization. HSPINV or VSPINV respectively allow an inversion of the expected signal polarity.

As the external VSP and HSP signals may come from different devices with different delay paths, the phase between V-sync and H-sync is adjustable (VSPDEL).

An incorrect setting of VSPDEL may result in wrong or unreliable field detection of parent channel.

Normally a noise reduction of the incoming parent vertical pulse is performed. With this function missing vertical pulses are compensated. The circuit works for 50/ 60 Hz applications as well as progressive and 100/ 120 Hz application. (S)VGA signals are supposed to be very stable and therefore not supported by the noise suppression. By means of VSPNSRQ, vertical noise suppression is switched off.

A great variety of combinations of inset and parent frequencies are possible. Table 2-9 shows some constellations.

Inset Frequency ¹⁾	Parent Frequency ¹⁾ (HSP/VSP)	Frame Mode	Correct Aspect Ratio (Single-PIP)	Correct Aspect Ratio (Multi-display)	Vertical Noise Suppression Selectable
50	50i	1	1	1	1
50	60i		1		1
60	50i		1		1
60	60i	1	1	1	1
50	50p		1	1	1
50	60p		1		1
60	50p		1		1
60	60p		1	1	1
50	100i		1	1	1
50	120i		1		1
60	100i		1		1
60	120i		1	1	1
50	(S)VGA		1	✓ ²⁾	
60	(S)VGA		1	✓ ²⁾	
1) Standard sign	als supposed	1	1		

Table 2-9: Available Features with varying inset and parent standards

2) Valid for some parent frequencies. Please refer to Section 2.8.1.

2.8.1. Mixed Standard Applications and (S)VGA Support

Remark (N _{apel} x N _{aline} @ f _V)	f _H (kHz)	T _H (μs)	T _{Hact} (μs)	Lines/ Active	f _{dot} (MHz)	Scan	Correct Aspect Ratio
720 x 576@50 Hz (TV)	15.6	64.0	52.0	625/576	13.5	Interlace	1
702 x 488@60 Hz (TV)	15.7	63.6	52.7	525/488	13.5	Interlace	1
720 x 576@100 Hz (TV 100 Hz)	31.2	32.0	26.0	625/576	27	Interlace	1
702 x 488@120 Hz (TV 120 Hz)	31.2	31.8	26.4	525/488	27	Interlace	1
720 x 576@50 Hz (TV progressive)	31.2	32.0	26.0	625/576	27	Progressive	1
702 x 488@60 Hz (TV progressive)	31.2	31.8	26.4	525/488	27	Progressive	1
640 x 480@60 Hz (VGA)	31.5	31.8	25.4	525/480	25.2	Progressive	1
640 x 480@72 Hz (VGA)	37.9	26.4	20.3	520/480	31.5	Progressive	1
640 x 480@75 Hz (VGA)	37.5	26.7	20.3	500/480	31.5	Progressive	1
800 x 600@56Hz (SVGA)	35.2	28.4	22.2	625/600	36.0	Progressive	1
800 x 600@60Hz (SVGA)	37.9	26.4	20.0	625/600	40.0	Progressive	
800 x 600@72Hz (SVGA)	48.1	20.8	16.0	666/600	50.0	Progressive	
800 x 600@75Hz (SVGA)	46.9	21.3	16.2	625/600	49.5	Progressive	
800 x 600@85Hz (SVGA)	53.7	18.6	14.2	631/600	56.3	Progressive	
1024 x 768@43Hz (SVGA)	35.5	28.2	22.8	817/768	44.9	Interlace	

Table 2–10: Examples of supported parent signals

The SDA 9488X resp. SDA 9588X allow multiple scan rates for the use in desktop video applications, VGA compatible or 100Hz TV sets. All features are provided in 'normal' operating modes at auto detected 50Hz and 60 Hz parent and inset standards. 2fH modes (100/ 120Hz and progressive) are supported by line freguency- and pixel clock doubling and are not detected automatically. Even on a 16:9 picture tube correct aspect ratio can be displayed by selecting the approbiate parent clock. The video synthesizer generates also a special pixel clock for VGA display (see chapter 5.5.9 for details). As (S)VGA consists of a variety of scan rates the correct aspect ratio is not adjustable for all modes with the parent clock (HZOOM) because of the limited count of frequencies. For single PIP only, correct aspect ratio is maintained by the vertical and horizontal scaler (HSHRINK and VSHRINK).

It is possible to display (S)VGA sources for parent display, as long as the horizontal frequency is lower than 40 kHz and the signal does not contain more than 1023 lines. For progressive scan mode, **PROGEN** must be set. Additionally *field-mode* should be forced to prevent unallowed *frame-mode* displaying (**FIESEL**). As the (S)VGA normally does not fit to the display raster generated in the vertical noise suppression, **VSPN-SRQ** should be disabled. (S)VGA signals for inset channel are not supported.

Table 2-11: Selection of display field repetition

PROGEN	READD	Expected Input Signal
0	0	50 or 60 Hz Signal Interlace
0	1	100 or 120 Hz Signals Interlace
1	0	(Reserved)
1	1	50 or 60 Hz or (S)VGA Signal Progressive

2.8.2. Display Standard

For a single-PiP, the number of displayed lines depends on the selected picture size and on the signal standard. For multi picture display, the number of displayed lines depends on the selected picture size and on the signal standard of the parent signal. Additionally, a standard can be forced by **DISPSTD**.

Table 2–12: Display standard selection

DISF	STD	DISP	Display Standard			
D1	D0	MOD				
0	0	0	PIP depends on detected inset standard (single pip)			
0	0	>0	PIP depends on detected par- ent standard (multi display)			
0	1	х	PIP display is always in 625 lines mode			
1	0	х	PIP display is always in 525 lines mode			
1	1	х	Freeze last detected display standard and size			

If a 625 lines picture is shown with a 525 lines parent signal, some lines are missing on top and bottom of picture. If a 525 lines picture is shown with a 625 lines display standard, missing lines at top and bottom are filled with background color.

2.8.3. Picture Positioning

The display position of the inset picture is programmable to the 4 corners of the parent picture (**CPOS**). From there PIP can be moved to the middle of the TV Picture with **POSHOR** and **POSVER**. The corner positions can be centered coarsely on the screen with **POSOFH** and **POSOFV**. Depending on coarse position, one PIP corner remains stable when changing the picture size.

Starting at every coarse position, the picture is movable to 256 horizontal locations (4 pixel increments) and 256 vertical locations (2 line increments). The pixel width on the screen depends on the selected **HZOOM** factor. Even POP-positions (Picture Outside Picture) in 16:9 applications are possible.



Fig. 2–10: Coarse Positioning

Table 2–13: Coarse Positioning

СР	CPOS Coarse		Reference Corner	Increasing POSVER	Increasing POSHOR
D1	D0	Position	OT PIP		
0	0	Upper left	Upper left	Down	Right
0	1	Upper right	Upper right	Down	Left
1	0	Lower left	Lower left	Up	Right
1	1	Lower right	Lower right	Up	Left

2.9. Output Signal Processing

2.9.1. Luminance Peaking

To improve picture sharpness, a peaking filter which amplifies higher frequencies of the input signal is implemented. The amount of peaking can be varied in seven steps by **YPEAK**. The setting '000' switches off the peaking. The value '011' is recommended. This provides a good compromise between sharpness impression and annoying aliasing. The characteristic for all possible settings is shown in fig. (2–11)



Fig. 2–11: Characteristics of Selectable Peaking Factors

The emphasized frequency depends on the adjusted decimation. The gain maximum is always located before the band-limit ensuring optimal picture impression. Peaking can be additionally increased by **PKBOOST**. Coring should be switched on by **YCOR** to reduce noise, which is also amplified when peaking is enabled. As the coring stage is in front of the peaking filter, 1 LSB noise will not be peaked.

2.9.2. RGB Matrix

The chip contains three different matrices, one suited for EBU standards, one suited for NTSC-Japan and one suited for NTSC-USA, which are selected via **MAT**. The signal **OUTFOR** switches between YUV output or RGB output. The signal **UVPOLAR** inverts the U and V channels and results in Y-U-V output. The standard magnitudes and angles of the color-difference signals in the UV-plane are defined as shown in Fig. 2–14.

The color saturation can be adjusted with **SATADJ** register in 16 steps between 0 and 1.875. Values above 1.0 may clip the chrominance signals.

M	AT		Magnitudes	;	Angles			Standard
D1	D0	(B-Y)	(R-Y)	(G-Y)	(B-Y)	(R-Y)	(G-Y)	
0	0	2.028	1.14	0.7	0	90	236	EBU
0	1	2.028	1.582	0.608	0	95	240	NTSC (Japan)
1	0	2.028	2.028	0.608	0	105	250	NTSC (USA)
1	1							(Reserved)

2.9.3. Framing and Colored Background



Fig. 2–12: Normal Frame and 3D Frame

With **FRSEL** a colored frame is added to the inset picture. The chip can display two different types of frames, one simple monochrome frame and a more sophisticated frame giving a three dimensional impression.

The frame elements are always placed outside the inset picture, except for the inner shade of three dimensional frame or inner frame in multipip-mode. There is no shift of the inset picture position if the inset frame width is modified.



Fig. 2–13: Selectable Picture Configurations

4096 frame colors are programmable by **FRY**, **FRU**, and **FRV**, 4 bits for each component. Horizontal and vertical width of the frame are programmable independently by **FRWIDH** and **FRWIDHV**. If desired, frame color is displayed over the whole PIP size or whole picture size of the main channel when **PIPBG** is set accordingly64 background colors are programmable by **BGY**, **BGU**, **BGV**, 2 bits for each component. Alternatively **BGFRC** sets the background to frame color.

2.9.4. 16:9 Inset Picture Support

To remove dark stripes at 16:9 inset pictures the vertical display area is reducable with **VPSRED**. The number of omitted lines depends on the vertical decimation factor.

 Table 2–15: Number of lines without and with reduction of vertical picture size

Vertical		Displayed Lines							
Factor	50 H	łz	60 H	60 Hz					
	Reduction								
	Without	With	Without	With					
1	264	214	216	175					
6	44	35	36	29					



Fig. 2–14: 16:9 Inset Picture without and with Reduction of Vertical Picture Size

2.9.5. Parent Clock Generation

The phase of the output signals is locked to the rising edge of the horizontal sync pulse. The frequency varies in a certain range to ensure correct aspect ratio for 16:9 applications depending on **HZOOM**. The horizontal and vertical scaling can be used for all display frequencies.

ay at	re at	ed ormat	ired nt uency	Value of HZOOM			
Displ Form	Inset Pictu Form	Desir PIP F	Requ Parer Frequ	D2	D1	D0	
4:3	4:3	4:3	27	0	0	0	
4:3	4:3	16:9	20.25	0	0	1	
16:9	4:3	4:3	36	0	1	0	
16:9	16:9	16:9	36	0	1	0	

 Table 2–16:
 Format conversion using HZOOM

2.9.6. Select Signal

For controlling an external RGB or YUV switch a select signal is supplied. The delay of this signal is programmable for adaptation to different external output signal processing devices (**SELDEL**). **SELDOWN** sets this output to tristate (high-resistance).



Fig. 2–15: Select Timing

2.10. DA-Conversion and RGB/YUV Switch

The SDA 9589X/SDA 9488X include three 7bit DAconverters. Brightness (**BRTADJ**), Contrast (**CON**) and overall amplitude (**PKLR**, **PKLG**, **PKLB**) of the output signal are adjustable. External RGB or YUV signals can be connected to the inputs IN1...3. By forcing the FSW input to high-level these signals are switched to the outputs OUT1...3 while the internal signals are switched off. The FSW input signal is passed through to the SEL output. The setting of **RGBINS** determines wether an RGB insertion is possible and which source, the external picture or the PiP, gets priority. The external RGB or YUV signals are each clamped to the reference levels of the DACs to force uniform black levels in each channel. The clamping needs careful adjustment especially for VGA applications. The position and the length of the blanking pulse as well as the clamping pulse are adjustable (**CLPPOS, CLPLEN**). If **READD** is set to '1' (100Hz mode), all pulses are shortened by one half. **HZOOM** influences the adjustment range of the clamping and blanking pulse because of the modified clock frequency, but the pulse length is kept nearly constant.



Fig. 2–16: Visualization of RGB/YUV Insertion



Fig. 2–17: PIP Horizontal Blanking Timing

READD		CLPDEI	-	CLP	LEN	a (µs) Blanking	b (μs) Blanking	c (μs)	d (µs)
	D2	D1	D0	D1	D0	Start	Duration	Start	Duration
0	0	0	0	0	0	-1.5	10.5	3	5
0	1	1	1	0	0	-11	10.5	-6.4	5
0	0	0	0	0	1	-1.5	7.9	2.2	3.8
0	1	1	1	0	1	-11.0	7.9	-7.3	3.8
1	0	0	0	0	0	-0.8	5.3	1.5	2.5
1	1	1	1	0	0	-5.5	5.3	-3.2	2.5
1	0	0	0	0	1	-0.8	4	1.1	1.9
1	1	1	1	0	1	-5.5	4	-3.6	1.9

Table 2–17: PIP Horizontal Blanking Timing

2.10.1. Contrast, Brightness and Peak Level Adjustment

The peak level adjustment modifies the magnitude of each channel separately. It should be used to adapt once the signal levels to the following stage. The contrast adjustment influences all three channels and allows a further increase of 30% of the peak level magnitude. The effect of the brightness adjustment depends on the selected output mode (RGB/YUV). In YUV mode it changes the offset of the OUT2 (Y) signal only while in RGB mode it changes the offset of all three channels at the same time. The brightness increase is up to 20%.

2.10.2. Pedestal Level Adjustment

The pedestal level adjustment controlled by I²C signals **BLKLR**, **BLKLG**, **BLKLB** enables the correction of small offset errors, possibly appearing at the successive blanking stage of RGB processor. This adjustment has an effect on the setup level during the active line interval of each channel like the brightness adjustment but has an enhanced resolution of 0.5 LSB. The maximum possible offset amounts to 7.5 LSBs. In YUV mode (**OUTFOR** = '1') the action depends on the setting of **BLKINVR** and **BLKINVB**. If **BLKINVR** (**BLK-INVB**) is active the offset applies to the blank level of the **RV** (**BU**) channel during the clamping interval for shifting the setup level to the negative direction. In RGB mode (**OUTFOR** = '0') **BLKINVR** and **BLKINVB** have no effect.



Fig. 2-18: Pedestal Level Adjustment

2.11. Data Slicer

Depending on **SERVICE**, Closed Caption data ('Line 21') or WSS (Widescreen signalling) is sliced by the digital data slicer and can be read out from I²C interface. The line number of the sliced data is selectable with **SELLNR**. Therefore WSS and CC can be processed in different regions (e.g. CC with PAL M). The Closed Caption data is assumed to conform with the ITU standards EIA-608 and EIA-744-A. WSS data is assumed to conform with ETS 300 294 (2nd edition, May 1996).

2.11.1. Closed Caption

The closed caption data stream contains different data services. In field 1 (line 21) the captions CC1 and CC2 and the text pages T1 and T2 are transmitted whereas in field 2 (line 284) caption CC3, CC4, text T3, T4 and the XDS data are transmitted. For more information please refer to the above mentioned standards.

Raw CC as well as prefiltered data is provided alternatively. With the built-in programmable XDS-Filter (**XDSCLS**), the program-rating information ('V-chip') as well as others can be filtered out. The XDS filter reduce traffic on the I²C bus and save calculation power of the main controller. If no class filter is selected, all incoming data (both fields) is sliced and provided by the I²C interface. When one or more class filters are chosen, only data in field 2 is sliced. Any combination of class filters is allowed. Each 'CLASS' is divided into 'TYPES' which can be sorted out by the XDS-secondary filter (**XDSTPE**). Any combination of type filter is allowed. Some type filter require an appropriate class filter.

2.11.2. Widescreen Signalling (WSS)

In WSS mode (**SERVICE**='1') no filtering is possible. All sliced data is passed to the output registers. In this case **XDSTPE** selects the field number of the data to be sliced. In Europe WSS carries for instance information about aspect ratio and movie mode.

2.11.3. Indication of New Data

The sliced and possibly filtered data is available in **DATAA** and **DATAB**. The corresponding status bits are **DATAV** and **SLFIELD**. When new data were received, **DATAV** becomes '1' and the controller must read **DATAA**, **DATAB** and the status information. After both data bytes were read **DATAV** becomes '0' until new data arrives. It must be ensured that the data polling is activated once per field (16.7 or 20 ms) or every second field (33.3 or 40 ms), depending on the slicer configuration and inset field frequency. The field number of the data in **DATAA** and **DATAB** can be found in **SLFIELD**. If one or more XDS-class filter are activated, **SLFIELD** contains always '1'.

Additionally pin 10 (INT) may flag that new data is received. Default this pin is in tri-state mode to be compatible with the Micronas SDA9388X/9389X PIP devices. It can also be configured by **IRQCON** to output a single short pulse when new data is available or behave equal to **DATAV**. In the last case the output remains active until the two data registers **DATAA**/ **DATAB** are read. Both modes are useful to avoid continuos polling of the I2C bus. The micro-controller initiates I2C transfers only when required.

```
while (1) {
  i2c_read pip4_adr, status_reg_adr, status
  if (status & data_valid_mask) {
    i2c_read_inc pip4_adr, dataa_reg_adr, dataa, datab, status
    process_data dataa, datab, status
  }
}
```



2.11.4. Violence Protection

The rating information is sent in the program rating packet of the current (sometimes future) class in the XDS data stream. If only this information is desired the corresponding XDS filter (class 01h, type 05h) should be used to suppress other data. The class/packet bytes (0105h) precede the 2 bytes rating information. Each sequence is closed by the end-of-packet byte (0fh) and a checksum. This checksum complements the byte truncated sum of all bytes to 00h. Except comparison of the received rating with the adjusted user

rating threshold the micro-controller should check the parity of each byte and validate the checksum to avoid miss-interpretation of wrong received data.

The SDA 9488X/SDA 9588X offer some alternatives to blocking the PIP channel completely by switching it off (Fig. 2–20).

The Mosaic mode (**MOSAIC**) hides details of the picture by reduced sharpness and increased aliasing. The picture looks scrambled and is less perceptible.



Fig. 2-20: Possibilities of PIP Blocking

3. I²C Bus

3.1. I²C Bus Address

Table 3-1: Primary Address (pin 9='low-level')

Write Address1	1	1	0	1	0	1	1	0	(D6h)
Read Address1	1	1	0	1	0	1	1	1	(D7h)

Table 3–2: Secondary	Address (p	oin 9 = 'high	-level')
----------------------	------------	---------------	----------

Write Address2	1	1	0	1	1	1	1	0	(DEh)
Read Address2	1	1	0	1	1	1	1	1	(DFh)

3.2. I²C Bus Format

Table 3-3: I²C-Bus Format

WRITE	S	1101x110	А	Subaddress	А	Data Byte		А	****	А	Ρ
READ	S	1101x110	А	Subaddress	A Sr 1101x111		А	Data Byte n	NA	Р	
S: Start condition / Sr Repeated start condition / A: Acknowledge / P: Stop condition / NA: No Acknowledge											

Write operation is possible at registers 00h-21h and 2Eh-37h only, read operation is possible at registers 28, 2Ah-2Ch only. An automatic address increment function is implemented.

3.3. I²C Bus Command Table

Table 3–4: I ² C b	ous command table
-------------------------------	-------------------

Subadd				Data	Byte			
(nex)	D7	D6	D5	D4	D3	D2	D1	D0
00h	PIPON	CPOS1	CPOS0	YUVSEL	READD	PROGEN	FIESEL1	FIESEL0
01h	POSHOR7	POSHOR6	POSHOR5	POSHOR4	POSHOR3	POSHOR2	POSHOR1	POSHOR0
02h	POSVER7	POSVER6	POSVER5	POSVER4	POSVER3	POSVER2	POSVER1	POSVER0
03h	VFP3	VFP2	VFP1	VFP0	HFP3	HFP2	HFP1	HFP0
04h	DISPSTD1	DISPSTD0	FREEZE	MOSAIC	SIZEHOR1	SIZEHOR0	SIZEVER1	SIZEVER0
05h	FPSTD1	FPSTD0	PIPBG1	PIPBG0	FMACTP	HZOOM2	HZOOM1	HZOOM0
06h	HSPINV	VSPINV	VSPNSRQ	VSPDEL4	VSPDEL3	VSPDEL2	VSPDEL1	VSPDEL0
07h	FRSEL	INFRM	VPSRED	FRWIDH2	FRWIDH1	FRWIDH0	FRWIDV1	FRWIDV0
08h	RGBINS1	RGBINS0	VERBLK	SELDOWN	SELDEL3	SELDEL2	SELDEL1	SELDEL0
09h	Set to 0	DISPMOD1	DISPMOD0	CLPDEL4	CLPDEL3	CLPDEL2	CLPDEL1	CLPDEL0
0Ah	AGCRES	AGCMD1	AGCMD0	AGCVAL3	AGCVAL2	AGCVAL1	AGCVAL0	NOSIGB
0Bh	CVBSEL1	CVBSEL0	CLMPID1	CLMPID0	BLKVCHYS	BLKCVAL	LMOFST1	LMOFST0
0Ch	PLLITC1	PLLITC0	BLKVCFIL	(reserved)	YCDEL3	YCDEL2	YCDEL1	YCDEL0
0Dh	CSTAND2	CSTAND1	CSTAND0	CSTDEX1	CSTDEX0	(reserved)	CKILL1	CKILL0
0Eh	BGPOS	(reserved)	DEEMP1	DEEMP0	COLON	ACCFIX	CHRBW1	CHRBW0

Table 3-4: I²C bus command table, continued

Subadd				Data	Byte			
(nex)	D7	D6	D5	D4	D3	D2	D1	D0
0Fh	IFCOMP1	IFCOMP0	HUE5	HUE4	HUE3	HUE2	HUE1	HUE0
10h	SATNR	FMACTI	CPLLOF	SCADJ4	SCADJ3	SCADJ2	SCADJ1	SCADJ0
11h	CONADJ3	CONADJ2	CONADJ1	CONADJ0	BLKLR3	BLKLR2	BLKLR1	BLKLR0
12h	BRTADJ3	BRTADJ2	BRTADJ1	BRTADJ0	BLKLG3	BLKLG2	BLKLG1	BLKLG0
13h	TRIOUT	REFINT	BLKINVR	BLKINVB	BLKLB3	BLKLB2	BLKLB1	BLKLB0
14h	PKLR7	PKLR6	PKLR5	PKLR4	PKLR3	PKLR2	PKLR1	PKLR0
15h	PKLG7	PKLG6	PKLG5	PKLG4	PKLG3	PKLG2	PKLG1	PKLG0
16h	PKLB7	PKLB6	PKLB5	PKLB4	PKLB3	PKLB2	PKLB1	PKLB0
17h	MAT1	MAT0	BGY1	BGY0	FRY3	FRY2	FRY1	FRY0
18h	OUTFOR	UVPOLAR	BGU1	BGU0	FRU3	FRU2	FRU1	FRU0
19h	(reserved)	BGFRC	BGV1	BGV0	FRV3	FRV2	FRV1	FRV0
1Ah	SATADJ3†	SATADJ2	SATADJ1	SATADJ0†	YPEAK2	YPEAK1	YPEAK0	YCOR
1Bh	XDSCLS4	XDSCLS3	XDSCLS2	XDSCLS1	XDSCLS0	XDSTPE2	XDSTPE1	XDSTPE0
1Ch	UVSEQ	MPIPBG	SERVICE	SELLNR1	SELLNR0	IRQCON2	IRQCON1	IRQCON0
1Dh	(reserved)	(reserved)	PALIDL2	PALIDL1_1	PALIDL1_0	PIPBLK	(reserved)	PALIDL0
1Eh	POSOFV2	POSOFV1	POSOFV0	POSOFH4	POSOFH3	POSOFH2	POSOFH1	POSOFH0
1Fh	(reserved)	(reserved)	(reserved)	VSHRNK4	VSHRNK3	VSHRNK2	VSHRNK1	VSHRNK0
20h	(reserved)	(reserved)	(reserved)	HSHRNK4	HSHRNK3	HSHRNK2	HSHRNK1	HSHRNK0
21h	(reserved)	(reserved)	(reserved)	(reserved)	DWCOR	PKBOOST	CLPLEN1	CLPLEN0
28h	FRMMD	PIPSTAT	SYNCST1	SYNCST0	CKSTAT	STDET2	STDET1	STDET0
2Ah	DATAA7	DATAA6	DATAA5	DATAA4	DATAA3	DATAA2	DATAA1	DATAA0
2Bh	DATAB7	DATAB6	DATAB5	DATAB4	DATAB3	DATAB2	DATAB1	DATAB0
2Ch	PALDET		DEVICE1	DEVICE0	PRNSTD	PALID	DATAV	SLFIELD
2Dh	(reserved)	(reserved)	(reserved)	(reserved)	(reserved)	(reserved)	(reserved)	(reserved)
2Eh	SCMREL1	SCMREL0	SCMIDL2	SCMIDL1	SCMIDL0	SECDIV		BELLIIR
2Fh	PALINC1	PALINC2	LOCKSP1	LOCKSP0	SECACCL2	SECACCL1	SECACCL0	SECACC
30h	ADLCK	ADLCKSEL	ADLCKCC	CLRANGE1	CLRANGE0	NADJ2	NADJ1	NADJ0
31h	NSRED2	NSRED1	NSRED0	SLLTHD1	SLLTHD0	ISHFT1	ISHFT0	ENLIM
32h	DTECT5060	VTHRL50_6	VTHRL50_5	VTHRL50_4	VTHRL50_3	VTHRL50_2	VTHRL50_1	VTHRL50_0
33h	BCOROFF	VTHRL60_6	VTHRL60_5	VTHRL60_4	VTHRL60_3	VTHRL60_2	VTHRL60_1	VTHRL60_0
34h	VTHRH50_3	VTHRH50_2	VTHRH50_1	VTHRH5000	VTHRH60_3	VTHRH60_2	VTHRH60_1	VTHRH60_0
35h	CLMSTGY	SLLTHDVP	SLLTHDV2	SLLTHDV1	SLLTHDV0	VFLYWHLM 1	VFLYWHLM 0	VFLYWHL

Table 3-4: I²C bus command table, continued

Subadd		Data Byte								
(nex)	D7	D6	D5	D4	D3	D2	D1	D0		
36h	FLNSTRD1	FLNSTRD0	CLMPCHRY 1	CLMPCHRY 0	VDETIFS	VDETITC	VLP1	VLP0		
37h	LATENCY1	LATENCY0	FILTBRST	CLMPIST4	CLMPIST3	CLMPIST2	CLMPIST1	CLMPIST0		
	After power on the grey marked data bits are set to '1', all other to '0'.									

3.4. I²C Bus Command Description

Subaddress 00h

Table 3–5: PIPON

PIPON	PiP on:					
D7						
0	PIP insertion off					
1	PIP insertion on					

Table 3-6: CPOS

CPOS		Coarse position:
D6	D5	Coarse positioning of the picture
0	0	Upper left position
0	1	Upper right position
1	0	Lower left position
1	1	Lower right position

Table 3–7: YUVSEL

YUVSEL	YUV Select:
D4	
0	CVBS or Y/C source
1	YUV source

Table 3–8: READD

READD	Read Double Mode:
D3	Double read frequency for compatibility with systems that use 2tH (e.g. 100 Hz, progressive)
0	PIP display with single read frequency and 2x oversampling
1	PIP display with double read frequency

Table 3–9: PROGEN

PROGEN	Progressive Scan Enable:
D2	For compatibility with progressive scan systems
0	Each line of PIP is read once (normal operation)
1	Each line of PIP is read twice (line doubling operation)

Table 3–10: FIESEL

FIESEL		Field Select:
D1	D0	Set lield of frame display mode
0	0	Frame mode (if possible)
0	1	Field mode (first field only)
1	0	Field mode (second field only)
1	1	Field mode (one of both)

Subaddress 01h

Table 3-11: POSHOR

POSHOR	Horizontal Picture Position:
D7-D0	Horizontal position adjustment of the PIP in steps of 4 pixel shift direction depends on the coarse positioning of the picture

Subaddress 02h

Table 3-12: POSVER

POSVER	Vertical Picture Position:
D7-D0	positioning of the picture

Subaddress 03h

Table 3-13: HFP

HFP				Horizontal Fine Positioning:	Note
D7	D6	D5	D4	by steps of 2 pixel	
1	0	0	0	-16 pixel (-0.8 $\mu s),$ most right position of the image	Values refer to the
					undecimated picture
0	0	0	0	0 pixel, nominal center position	
0	1	1	1	+14 pixel (0.7 μs), most left position	

Table 3-14: VFP

	VI	=P		Vertical Fine Positioning:	Note
D3	D2	D1	D0	y steps of 1 line	
1	0	0	0	-8 lines, most upper position of the image	Values refer to the
					undecimated picture
0	0	0	0	0 lines, nominal center position	
0	1	1	1	+7 lines, most right position	

Subaddress 04h

Table 3-15: DISPSTD

DISPSTD		Display Standard:
D7	D6	Selects the line standard of PIP display
0	0	PIP depends on detected inset standard
0	1	PIP display is always in 625 line mode
1	0	PIP display is always in 525 line mode
1	1	Freeze last detected display standard and size

Table 3–16: FREEZE

FREEZE	Freeze Picture:
D5	Interrupts the inset picture writing and displays still picture
0	Live picture
1	Still picture

Table 3-17: MOSAIC

MOSAIC	Mosaic Mode:
D4	Hides picture details, intended for use with parental control
0	Mosaic mode off
1	Mosaic mode on

Table 3–18: SIZEHOR

SIZEHOR		Horizontal Size:			
D3	D2	Honzontal decimation			
0	0	Reduction = 2			
0	1	Reduction = 3			
1	0	Reduction = 4			
1	1	Reduction = 6			

Table 3–19: SIZEVER

SIZEVER		Vertical Size:			
D1	D0	vertical decimation			
0	0	Reduction = 3			
0	1	Reduction = 3			
1	0	Reduction = 4			
1	1	Reduction = 6			

Subaddress 05h

Table 3-20: FPSTD

FPSTD		Force Parent Standard:			
D7	D6	Forces the parent standard to one of the following modes			
0	0	Auto-detect parent standard			
0	1	50 Hz/625 lines parent standard forced			
1	0	60 Hz/525 lines parent standard forced			
1	1	Freeze last detected standard			

Table 3-21: PIPBG

PIPBG		PIP Background Display:	
D5	D4	Selects the background display	
0	0	PIP visible, no background display	
0	1	PIP invisible, background display in PIP	
1	0	PIP visible, full screen background display	
1	1	PIP invisible, background display in PIP and full screen background	

Table 3-22: FMACTP

FMACTP	Frame Mode Activation Parent:
D3	Selects the parent condition for the activation of the frame mode
0	Frame mode active for standard parent video sources only
1	Frame mode active for some nonstandard sources also

Table 3–23: HZOOM

	HZOOM		Horizontal Zoom:
D2	D1	D0	Selects the parent (display) clock frequency
0	0	0	27.34 MHz
0	0	1	20.25 MHz
0	1	0	35.27 MHz
0	1	1	25.43 MHz
1	0	0	26.67 MHz
1	0	1	20.63 MHz
1	1	0	34.17 MHz
1	1	1	28.04 MHz

Subaddress 06h

Table 3–24: HSPINV

HSPINV	Horizontal Sync Pulse Inversion:
D7	Inverts the polarity of HSP
0	No inversion, raising edge is sync reference
1	HSP inverted, falling edge is sync reference

Table 3-25: VSPINV

VSPINV	Vertical Sync Pulse Inversion:
D6	inverts the polarity of VSP
0	No inversion, raising edge is sync reference
1	VSP inverted, falling edge is sync reference

Table 3-26: VSPNSRQ

VSPNSRQ	Vertical Sync Pulse Noise Reduction:			
D5	VSP			
0	On			
1	Off			

Table 3-27: VSPDEL

VSPDEL					Vertical Sync Pulse Delay:	Note
D4	D3	D2	D1	D0	128 parent clocks	
0	0	0	0	0	No delay (0)	Delay depends on
1	1	1	1	1	Maximum delay, 4096 clocks of parent fre- quency	

Subaddress 07h

Table 3-28: FRSEL

FRSEL	Frame Select:
D7	Selects between the normal frame and the shaded frame
0	Normal frame
1	Shaded frame with 3D impression

Table 3–29: INFRM

INFRM	Inner Frame activation:
D6	Actives inner frame (4 pix. width, 2 lines neight) for displ. mode 2 and 3
0	Inner frame off
1	Inner frame on

Table 3-30: VPSRED

VPSRED	Vertical Picture Size Reduction:				
D5	Reduces vertical picture size to suppress black bars in 16:9 programs				
0	No reduction				
1	Reduction on				

Table 3-31: FRWIDH

FRWIDH			Frame Width Horizontal:
D4	D3	D2	Adjusts the norizontal width of the PIP frame in steps of one pixel
0	0	0	No horizontal frame
1	1	1	7 pixel

Table 3–32: FRWIDV

FRWIDV		Frame Width Vertical:			
D1	D0	Adjusts the vertical width of the PIP frame in steps of one line			
0	0	No vertical frame			
1	1	3 lines			

Subaddress 08h

Table 3–33: RGBINS

RGBINS		RGB Insertion:			
D7	D6	Controis the insertion of external HGB/YUV SOURCES			
0	0	No external insertion possible, FSW input inactive			
0	1	External insertion forced (FSW = 1)			
1	0	External insertion with FSW possible (priority of FSW input)			
1	1	External insertion with FSW possible (priority of PIP)			

Table 3–34: VERBLK

VERBLK	Vertical Blanking:		
D5	Switches the vertical blanking mode		
0	Blanking level at DAC outputs only during line-blanking intervals		
1	Blanking level at DAC outputs during line-blanking intervals and field-blanking intervals, 16 lines following the parent vertical synchronization pulse are blanked		

Table 3-35: SELDOWN

SELDOWN	Select Down:
D4	Switches the driver type at the output of the SEL pin
0	Open source output
1	TTL output

Table 3-36: SELDEL

SELDEL				Select Delay:
D3	D2	D1	D0	Adjusts the delay of select signal
1	0	0	0	-8 clock periods of display clock
0	0	0	0	0 clock periods of display clock
0	1	1	1	+7 clock cycles of display clock

Subaddress 09h

Table 3-37: DISPMOD

DISPMOD		Display Mode:			
D6	D5	Selects display modes with equal pictures			
0	0	Single PiP mode			
0	1	3 x1/9 PiP (same content)			
1	0	4 x1/16 PiP (same content)			
1	1	(Reserved)			

Table 3–38: CLPDEL

CLPDEL					Clamping Delay:
D4	D3	D2	D1	D0	8 parent clock periods
0	0	0	0	0	No delay (0)
1	1	1	1	1	Maximum delay, 256 clock periods of parent frequency

Subaddress 0Ah

Table 3–39: AGCRES

AGCRES	Automatic Gain Control Reset:
D7	Hesels AGC
0	Normal operation
1	Reset of AGC

Table 3-40: AGCMD

AGCMD		AGC Mode:			
D6	D5	Controls the AGC operation			
0	0	Evaluation of sync height and ADC overflow			
0	1	Evaluation of sync height only			
1	0	Evaluation of ADC overflow only			
1	1	AGC fixed (gain depends on AGCVAL)			

Table 3-41: AGCVAL

AGCVAL				Automatic Gain Control Value:
D4	D3	D2	D1	
0	0	0	0	Input voltage 0.5 Vpp
1	0	0	0	Input voltage 1 Vpp
1	1	1	1	Input voltage 1.5 Vpp

Table 3-42: NOSIGB

NOSIGB	No Signal Behavior: Controls behavior if synchronization is not possible (no source applied)
D0	
0	Noisy picture
1	Colored background

Subaddress 0Bh

Table 3-43: CVBSEL

CVBSEL		CVBS Select:
D7	D6	Select UVBS source
0	0	CVBS1
0	1	CVBS2
1	0	Y/C (Y@CVBS2 / C@CVBS3)
1	1	CVBS3

Table 3-44: CLMPID

CLMPID		Clamping Duration:
D5	D4	Adjusts duration of clamping pulse for ADC (inset channel)
0	0	0.5 μs
0	1	0.9 μs
1	0	1.2 μs
1	1	1.5 μs

Table 3-45: BLKVCVAL

BLKVCHYS	Blankvalue hysteresis: Blankvalue generation (sync-tip clamping only)
D3	
0	Without hysteresis
1	With hysteresis

Table 3-46: BLKVCVAL

BLKVCVAL	Clamping correction offset: (Back-porch clamping only)
D2	
0	0
1	-1
Table 3-47: LMOFST

LMOFST		Luminance Offset:
D1	D0	Modifies diack to diank level offset
0	0	No offset
0	1	Offset of 16 LSB
1	0	Offset of -8 LSB
1	1	Offset of -16 LSB

Subaddress 0Ch

Table 3-48: PLLITC

PLLITC		Inset PLL Time Constant:	
D7	D6	Switches the time constant of the inset PLL	
0	0	VCR1 (very fast)	
0	1	VCR2	
1	0	TV1	
1	1	TV2 (very slow)	

Table 3-49: BLKVCFIL

BLKVCFIL	Blankvalue filtering:
D5	- (Sync-tip clamping only)
0	Lowpass filter off
1	Lowpass filter on

Table 3-50: YCDEL

YCDEL				Y/C Delay:
D3	D2	D1	D0	Adjusts the delay between luminance and chrominance
1	0	0	0	-8 pixel (-0.4 μs with respect to undecimated picture)
0	0	0	0	0 pixel
0	1	1	1	+7 pixel (0.35 μs)

Subaddress 0Dh

Table 3-51: CSTAND

	CSTAND		Color Standard: Forces the desired color standard
D7	D6	D5	
0	0	0	Automatic standard identification
0	0	1	NTSC-M
0	1	0	PAL-N (Argentina)
0	1	1	PAL-M
1	0	0	NTSC44
1	0	1	PAL-B
1	1	0	SECAM
1	1	1	PAL60

Table 3-52: CSTDEX

CSTDEX		Color Standard Exclusion:	
D4	D3	Excludes standards from automatic standard identification	
0	0	Ignore PAL-M / PAL-N	
0	1	Ignore SECAM, PAL B/G, PAL60, NTSC4.4	
1	0	Ignore PAL-M /PAL-N / NTSC-M	
1	1	Ignore PAL-M / PAL-N / NTSC4.4 / PAL60	

Table 3-53: LOCKSP

LOCKSP	Standard Identification Speed:
D2	Sets the speed of the color standard recognition
0	Medium
1	Fast

Table 3-54: CKILL

CKILL		Color Killer Threshold:	Note
D1	D0	Damping of color carrier to switch color of	
0	0	-30 dB	Only valid if color killer active
0	1	-18 dB	(COLON= 0), Values are approximative
1	0	-24 dB	
1	1	Color always off	

Subaddress 0Eh

Table 3–55: BGPOS

BGPOS	Burst Gate Position:
D7	Adjusts position of burst gate
0	Normal position
1	0.5 μ s delayed

Table 3–56: DEEMP

DEEMP		Deemphase Selection:	
D5	D4	Adjusts SECAM deemphase filter	
0	0	Filter1	
0	1	ITU recommendation	
1	0	Filter2	
1	1	Filter3	

COLON	Color On:
D3	Disable color killer
0	Color killer active
1	Color forced on

Table 3–58: ACCFIX

ACCFIX	Disable Automatic Chroma Control:
D2	Disables the automatic chroma control (ACC)
0	ACC active
1	ACC fixed (ACC set to nominal value)

Table 3–59: CHRBW

CHRBW		Chroma Bandwidth				
D1	D0	PAL	SECAM	remark		
0	0	Wide	Small	Adjusts chroma bandwidth		
0	1	Medium	Medium			
1	0	Reserved				
1	1	Small	Wide			

Subaddress 0Fh

Table 3-60: IFCOMP

IFCOMP		IF-Compensation Filter:	
D7	D6	Equalizes the IF-stage characteristic	
0	0	No filtering	
0	1	Chroma bandpass active	
1	0	IF-compensation bandpass (6dB/octave)	
1	1	Reserved	

Table 3-61: HUE

		н	JE			Hue Control	
D5	D4	D3	D2	D1	D0	Phase of color subcarrier for NTSC	Remark
1	0	0	0	0	0	-44.8°	skin color becames greenish
0	0	0	0	0	0	0°	
0	1	1	1	1	1	43.4°	skin color becomes redish

Subaddress 10h

Table 3–62: SATNR

SATNR	Satellite Noise Reduction:
D7	Stabilizes the horizontal PLL for bad satellite signals ("lishes)
0	Disabled
1	Anabled

Table 3-63: FMACTI

FMACTI	Frame Mode Activation Inset:
D6	Sets the inset condition for the activation of the frame mode
0	Frame mode only active for standard inset video sources
1	Enhanced frame mode activation range

Table 3-64: CPLLOF

CPLLOF	Chroma PLL Off:
D5	Opens loop of chroma PLL (only for test and servicing)
0	Chroma PLL active
1	Chroma PLL opened (free running oscillator)

Table 3-65: SCADJ

		SCADJ			Color Subcarrier Adjustment:
D4	D3	D2	D1	D0	Color subcarrier frequency line adjustment
0	0	0	0	0	Max. negative deviation (-150 ppm)
0	0	1	1	1	Default (for nominal crystal frequency
1	1	1	1	1	Max. positive deviation (+310 ppm)

Subaddress 11h

Table 3-66: CONADJ

CONADJ				Contrast Adjustment:	
D7	D6	D5	D4	 Adjusts the contrast of the picture, acts on OUT1-OUT3 	
0	0	0	0	Nominal contrast	
1	1	1	1	+30% contrast increase	

Table 3-67: BLKLR

BLKLR				Blanking Level Red:	
D3	D2	D1	D0	Adjusts the pedestal level of the OUI1 channel in steps of 0.5LSB	
0	0	0	0	No pedestal	
1	1	1	1	+7.5 LSB offset	

Subaddress 12h

Table 3–68: BRTADJ

BRTADJ				Brightness Adjustment:	
D7	D6	D5	D4	Adjusts the brightness of the picture, acts on OUT1-OUT3 in RGB mode (YUVFOR = '0') and on OUT1 in YUV mode (YUVFOR = '1')	
0	0	0	0	Nominal brightness	
1	1	1	1	+20% brightness increase	

Table 3-69: BLKLG

BLKLG				Blanking Level Green:	
D3	D2	D1	D0	 Adjusts the pedestal level of the OUT2 channel in steps of 0.5LSB 	
0	0	0	0	No pedestal	
1	1	1	1	+7.5LSB offset	

Subaddress 13h

Table 3-70: TRIOUT

TRIOUT	Tristate Output:
D7	Sets OUT 1-OUT3 to tristate mode (nign resistance)
0	Normal operation, outputs are active
1	Pins OUT1-3 are in tri-state mode

Table 3–71: REFINT

REFINT	Refresh Intervall:	Note
D6	Changes the refresh rate of eDRAM	
0	Normal refresh	Keep it at '0'
1	Fast refresh	

Table 3–72: BLKINVR

BLKINVR	Blanking Inversion Red:	
D5	Inverts the sign of the OUT1 channel offset (BLKLR)	
0	Offset added during the active picture	
1	Offset added during blanking	

Table 3–73: BLKINVB

BLKINVB	Blanking Inversion Blue:	
D4	Inverts the sign of the OU13 channel offset (BLKLB)	
0	Offset added during the active picture	
1	Offset added during blanking	

Table 3–74: BLKLB

BLKLB				Blanking Level Blue:				
D3	D2	D1	D0	Adjusts the pedestal level of the OUT3 channel in steps of 0.5LSB				
0	0	0	0	No pedestal				
1	1	1	1	+7.5LSB offset				

Subaddress 14h

Table 3–75: PKLR

PKLR								Peak Level Red:	Note
D7	D6	D5	D4	D3	D2	D1	D0	voltage of the OUT1 channel	
0	0	0	0	0	0	0	0	0.3 V _{pp}	values refer to con-
									brightness (BRT-
1	1	0	0	0	0	0	0	1 V _{pp}	ADJ) at minimum
1	1	1	1	1	1	1	1	1.2 V _{pp}	

Subaddress 15h

Table 3-76: PKLG

			PK	ίLG		Peak Level Green:	Note		
D7	D6	D5	D4	D3	D2	D1	D0	voltage of the OUT2 channel	
0	0	0	0	0	0	0	0	0.3 V _{pp}	Values refer to con-
									brightness (BRT-
1	1	0	0	0	0	0	0	1 V _{pp}	ADJ) at minimum
1	1	1	1	1	1	1	1	1.2 V _{pp}	

Subaddress 16h

Table 3–77: PKLB

			PK	ĹΒ	Peak Level Blue:	Note			
D7	D6	D5	D4	D3	D2	D1	D0	voltage of the OUT2 channel	
0	0	0	0	0	0	0	0	0.3 V _{pp}	Values refer to
									ADJ) and bright-
1	1	0	0	0	0	0	0	1 V _{pp}	ness (BRTADJ) at minimum
1	1	1	1	1	1	1	1	1.2 V _{pp}	

Subaddress 17h

Table 3-78: MAT

МАТ		RGB Matrix Select:					
D7	D6	Selects the RGB matrix coefficients for YUV to RGB conversion					
0	0	EBU- Matrix					
0	1	NTSC-Japan Matrix					
1	0	NTSC-USA Matrix					
1	1	(Reserved)					

Table 3–79: BGY

BGY	Background Color Y:
D5-D4	background signal

Table 3-80: FRY

FRY	Frame Color Y: Adjust the Y frame color component. The value gives the 4 MSBs of the frame signal.
D3-D0	

Subaddress 18h

Table 3-81: OUTFOR

OUTFOR	Output Format:	
D7	Switches between HGB output and YUV output	
0	RGB output signals, matrix active	
1	YUV output signals	

Table 3-82: UVPOLAR

UVPOLAR	UV Polarity:		
D6	Switches between UV or inverted UV output, has no influence in RGB mode		
0	+U/+V output		
1	-U/-V output		

Table 3-83: BGU

BGU	Background Color U:
D5-D4	background signal

Table 3-84: FRU

FRU	Frame Color U:			
D3-D0	Adjusts the U frame color component. The value gives the 4 MSBs of the U frame signal			

Subaddress 19h

Table 3-85: BGFRC

BGFRC	Background Frame Color:
D6	Selects background color table or frame color table for background color
0	Background color according to BGY, BGU, BGV
1	Background color according to FRY, FRU, FRV

Table 3-86: BGV

BGV	Background Color V:
D5-D4	background signal

Table 3-87: FRV

FRV	Frame Color V: Adjusts the V frame color component. The value gives the 4 MSBs of the V frame signal
D3-D0	

Subaddress 1Ah

Table 3-88: SATADJ

SATADJ				Color Saturation Adjustment:
D7	D6	D5	D4	Adjusts the color saturation in steps of X/8
0	0	0	0	No color
1	0	0	0	Nominal saturation
1	1	1	1	1.875 times saturation

Table 3–89: YPEAK

YPEAK			Y Peaking Adjustment:
D3	D2	D1	Adjusts luminance peaking
0	0	0	No peaking
0	1	1	Recommended value
1	1	1	Strongest peaking

Table 3-90: YCOR

YCOR	Y Coring Enable:	
D0	Suppresses noise introduced by peaking	
0	Coring off	
1	1LSB coring	

Subaddress 1Bh

Table 3-91: XDSCL

XDSCLS					XDS Class Select:	
D7	D6	D5	D4	D3	Closed Caption XDS-Primary Filter (Class)	
0	0	0	0	0	Transparent, no filtering	
1	Х	Х	Х	х	"Current" class selected	
Х	1	Х	Х	Х	"Future" class selected	
Х	Х	1	Х	х	"Channel" class selected	
Х	Х	Х	1	х	"Miscellaneous" class selected	
Х	Х	Х	Х	1	"Public Services" class selected	

Table 3–92: XDSTPE

XDSTPE		E	XDS Type Select				
D2	D1	D0	XDS-Secondary Filter Type	Meaning	WSS field	Note	
0	0	0	all	No filtering	0	behavior of	
0	0	1	05h	Program rating	1	depends on	
0	1	0	01h, 04h	Time information only	0/1	selected data- service	
0	1	1	40h	Out of band only	0/1		
1	0	0	01h, 02h, 03h, 04h, 0Dh, 40h	VCR information	0/1		
1	0	1	01h, 04h, 05h	Time information and pro- gram rating	0/1		
1	1	0	05h, 40h	Out of band and program rating	0/1		
1	1	1	01h, 02h, 03h, 04h, 05h, 0Dh, 40h	VCR information and pro- gram rating	0/1		

Subaddress 1Ch

Table 3-93: UVSEQ

UVSEQ	UV Sequence:	
D7	Changes the UV multiplex sequence (valid only if YUVSEL= 1)	
0	U and V are correct	
1	U and V are exchanged	

Table 3-94: MPIPBG

MPIPBG	Multi-PIP Background:	
D6	Selects the background color for multi-PIP mode	
0	Black (8 IRE)	
1	Same as background color	

Table 3-95: SERVICE

SERVICE	Data Service Select:				
D5					
0	Closed Caption				
1	Widescreen Signalling (WSS)				

Table 3-96: SELLNR

SELLNR		Select Line Number:	Remark	
D4	D3	Line number of data service field 0 (field f)		
0	0	[NTSC] 20 (283), [PAL M] 17 (280)	WSS	
0	1	[NTSC] 21 (284), [PAL M] 18 (281)	Closed Caption	
1	0	[PAL B/G] 22 (329)	Closed Caption	
1	1	[PAL B/G] 23 (330)	WSS	

Table 3-97: IRQCON

IRQCON			Interrupt Request Pin Configuration:	Remark	
D2	D1	D0			
0	0	0	Tri-state (high-Z)		
0	0	1	Interrupt, when new data received (pos. polarity)	Pulse length is approximately 2 μ s	
0	1	0	Interrupt, when new data received (neg. polarity)		
0	1	1	Equivalent to DATAV for both registers (pos. polarity)		
1	0	0	Equivalent to DATAV for both registers (neg. polarity)		
1	0	1	Inset V-pulse (50ns)	Pulse length is 50 ns	
1	1	0	Inset field	High=first field, low = second field	
1	1	1	Inset clamping pulse	Only for test purpose	

Subaddress 1Dh

Table 3-98: PALIDL2

PALIDL2	PAL/NTSC identifikation level 2 :
D5	Sensitivity of identification of PAL/NTSC signals
0	1/2 or 1/4
1	1/8 or 1/16

Table 3-99: PALIDL1

PALIDL1		PAL/NTSC identifikation level 1:			
D4	D3	Sensitivity of identification of PAL/NTSC signals			
0	0	+ 0			
0	1	+ 32			
1	0	+ 64			
1	1	+ 128			

PIPBLK	PIP Blank:	
D2	Blanks the picture by setting it to background color	
0	No blank	
1	Blanks the PIP	

Table 3-101: PALIDL

PALIDL	PAL ID Level:
D0	Sensitivity of identification of PAL/INTSC signals
0	High rejection of PAL/NTSC
1	Low rejection of PAL/NTSC

Subaddress 1Eh

Table 3-102: POSOFV

POSOFV			Position Offset Vertical:
D7	D6	D5	ventical position onset in steps of 4 lines
1	0	0	-16 lines
0	0	0	0 lines
0	1	1	+12 lines

Table 3-103: POSOFH

POSOFH					Position Offset Horizontal:
D4	D3	D2	D1	D0	Honzontal position onset in steps of 16 pixel
1	0	0	0	0	-256 pixel
0	0	0	0	0	0 pixel
0	1	1	1	1	+240 pixel

Subaddress 1Fh

Table 3-104: VSHRNK

VSHRNK					Vertical Shrink:	Note
D4	D3	D2	D1	D0	Changes the vertical size in steps of 2 lines	
0	0	0	0	0	No shrink, picture size according to SIZEVER	Max. usable value depends on
						SIZEVER
1	1	1	1	1	Max. possible shrink	

Subaddress 20h

Table 3–105: HSHRNK

HSHRNK					Horizontal Shrink:	Note
D4	D3	D2	D1	D0	Changes the horzontal size in steps of 4 pixel	
0	0	0	0	0	No shrink, picture size according to SIZEHOR	Max. usable value
						SIZEVER
1	1	1	1	1	Max. possible shrink	

Subaddress 21h

Table 3-106: DWCOR

DWCOR	Test only
D3	
0	(Reserved)
1	Normal operation

Table 3-107: PKBOOST

PKBOOST	Peaking Boost:	
D2	initiances peaking of YPEAK (A2n)	
0	Use normal peaking values	
1	Double peaking values	

Table 3–108: CLPLEN

CLPLEN		Clamping Pulse Length		
D1	D0	Clamping Pulse Length	Blanking Duration	Note
0	0	5us	10.5 us	the clamping pulse length and the blank-
0	1	3.75us	7.9 us	READD and HZOOM
1	0	2.5us	5.2 us	
1	1	1.25us	2.6 us	

Subaddress 28h

Table 3-109: FRMMD

FRMMD	Frame Mode Indication:	
D7	PIP displays field of frame mode	
0	Field mode, one field is repeated twice	
1	Frame mode, both fields are displayed	

Table 3-110: PIPSTAT

PIPSTAT	PIP Status:	
D6	Indication of visibility of PIP, corresponds to PIPON	
0	PIP off	
1	PIP on	

Table 3-111: SYNCST

SYNCST		Inset Synchronization Status:	
D5	D4	- Inset synchronization PLL is	
0	0	Not locked to CVBS signal	
0	1		
1	0	Locked to CVBS signal (60 Hz)	
1	1	Locked to CVBS signal (50 Hz)	

Table 3-112: CKSTAT

CKSTAT	Color Killer Status:
D3	Chroma is
0	Off
1	On

Table 3-113: STDET

STDET			Standard Detection:
D2	D1	D0	- Detected color standard
0	0	0	Nonstandard or standard not detected
0	0	1	NTSC-M
0	1	0	PAL-M
0	1	1	NTSC44
1	0	0	PAL60
1	0	1	PAL-N
1	1	0	SECAM
1	1	1	PAL-B/G

Subaddress 2Ah

Table 3–114: DATAA

DATAA	First Data Byte:
D7-D0	First word of sliced data, $D7 = MSB$, $D0 = LSB$

Subaddress 2Bh

Table 3–115: DATAB

DATAB	Second Data Byte:
D7-D0	Second word of sliced data, $DT = MSB$, $D0 = LSB$

Subaddress 2Ch

Table 3–116: PALDET

PALDET	PAL identification:	
D7	PAL Identifikation (algorithm B)	
0	Not PAL	
1	PAL	

Table 3-117: DEVICE

DEVICE		Device Identification:	
D5	D4		
0	0	SDA 9488X (PIP IV Basic)	
0	1	SDA 9489X (PIP IV Advanced)	
1	0	SDA 9588X (OCTOPUS)	
1	1	SDA 9589X (SOPHISTIUS)	

Table 3–118: PRNSTD

PRNSTD	Parent Standard Detection:	
D3	Status of parent (display) standard detection	
0	60 Hz field frequency detected	
1	50 Hz field frequency detected	

Table 3-119: PALID

PALID	PAL Identification		
D2	Identification of PAL signal (algorithm A)	Note	
0	NTSC signal	Not valid if STDET= '000'	
1	PAL signal		

Table 3–120: DATAV

DATAV	Data Valid:
D1	New data indication, used for data now control (polling mode)
0	Data read via I ² C or no data available
1	New data received and available in DATAA and DATAB

Table 3-121: SLFIELD

SLFIELD	Sliced Data Field Number:
D0	DAIAA and DAIAB are from
0	First field
1	Second field

Subaddress 2Eh

Table 3-122: SCMREL

SCMREL		Secam Rejection Level
D7	D6	
0	0	320
0	1	384
1	0	352
1	1	1024

Table 3-123: SCMIDL

SCMIDL			SECAM Identifikation Level
D5	D4	D3	
0	0	0	128
0	0	1	64
0	1	0	96
0	1	1	80
1	0	0	70
1	0	1	76
1	1	0	84
1	1	1	90

Table 3-124: SCCDIV

SCCDIV	Secam Divider
D2	
0	divide by 4
1	divide by 2

Table 3-125: BELLIIR

BELLIIR	Bellfilter Adjustment	
D0		
0	17/64	
1	12/64	

Subaddress 2Fh

Table 3-126: PALINC1

PALINC1	PAL Increment 1:	
D7	PAL/NISC Identification	
0	+3	
1	+2	

Table 3–127: PALINC2

PALINC2	PAL Increment 2:
D6	PALINTSC Identification
0	-1
1	-2

Table 3-128: LOCKSP

LOCKSP		Locking Speed:	
D5	D4	Duration Of Chroma PLL Search	
0	0	25 fields	
0	1	20 fields	
1	0	17 fields	
1	1	15 fields	

Table 3-129: SECACCL

SECACCL		_	Secam Acceptance Level
D3	D2	D1	
0	0	0	100
0	0	1	84
0	1	0	64
0	1	1	32
1	0	0	70
1	0	1	76
1	1	0	90
1	1	1	(Reserved)

Table 3-130: SECACC

SECACC	Secam Acceptance
D0	
0	Disabled
1	Enabled

Subaddress 30h

Table 3–131: ADLCK

ADLCK	Additional Lock-detection	
D7		
0	Do not use lock signal	
1	Use lock-signal	

Table 3-132: ADLCKSEL

ADLCKSEL	Additional lock-detection selection	
D6		
0	PALID	
1	PALDET	

Table 3-133: ADLCKCC

ADLCKCC	Additional Lock-detection Color-killer	
D5		
0	Do not use lock signal	
1	Use lock-signal	

Table 3-134: CLRANGE

CLRANGE		Chroma Lock-range
D4	D3	
0	0	±425 Hz
0	1	±463 Hz
1	0	±505 Hz
1	1	±550 Hz

Table 3–135: NADJ

NADJ			Notch Adjustment:
D2	D1	D0	Color-carrier notch adjustment
0	0	0	Broadest notch
1	1	1	Seepest notch

Subaddress 31h

Table 3–136: NSRED

NSRED			Noise reduction for horizontal PLL
D7	D6	D5	
0	0	0	1/16
0	0	1	1/8
0	1	0	1/4
0	1	1	1/2
1	0	0	1
1	0	1	2
1	1	0	4
1	1	1	8

Table 3-137: SLLTHD

SLLTHD		Slicing Level Threshold H	
D4	D3		
0	0	No offset	
0	1	Adaptive negative (limited to \pm 4)	
1	0	Adaptive positive (limited to \pm 4)	
1	1	Adaptive positive (limited to ±8)	

Table 3-138: ISHFT

ISHFT		I-adjustment for Horizontal PLL
D2	D1	
0	0	*1
0	1	*2
1	0	*4
1	1	*8

Table 3–139: ENLIM

ENLIM	Enable limiter	
D0		
0	Disabled	
1	Enabled	

Subaddress 32h

Table 3-140: DETECT5060

DETECT5060	Detection of 50 and 60 Hz signals	
D7		
0	Immediately	
1	Delayed	

Table 3-141: VTHRL50

VTHRL50	Vertical Window Noise Suppression Opening	Note
D6-D0	50 HZ	
0000000	Opening in first line	Opening=4*VTHRL50
1111111	Opening in line 508	

Subaddress 33h

Table 3-142: BCOROFF

BCOROFF	Blanklevel Coring Off :	
D7	Biankievel generation coring (for sync-tip clamping only)	
0	Coring on	
1	Coring off	

Table 3-143: VTHRL60

VTHRL60	Vertical Window Noise Suppression Opening 60 Hz	Note
D6-D0		
0000000	Opening in first line	Opening=4*VTHRL60
1111111	Opening in line 508	

Subaddress 34h

Table 3-144: VTHRH60

VTHRH60	Vertical Window Noise Suppression Closing	Note	
D7-D4	60 HZ		
0000	Closing in line 262	Closing=262+4* VTHRH60	
1111	Closing in line 262+60		

Table 3-145: VTHRH50

VTHRH50	Vertical Window Noise Suppression Closing	Note
D3-D0	50 HZ	
0000	Closing in line 312	Closing=312+4* VTHRH50
1111	Closing in line 312+60	

Subaddress 35h

Table 3-146: CLMPSTGY

CLMPSTGY	Clamping Strategy	
D7		
0	Back-porch clamping	
1	Sync-tip-clamping	

Table 3-147: SLLTHDVP

SLLTHDVP	Slicing Level Threshold V Polarity	
D6		
0	Positive	
1	Negative	

Table 3-148: SLLTHDV

SLLTHDV		1	Slicing Level Threshold V
D5	D4	D3	
0	0	0	No offset
0	0	1	4
0	1	0	8
0	1	1	12
1	0	0	(Reserved)
1	0	1	Adaptive (limited to ±4)
1	1	0	Adaptive (limited to ±8)
1	1	1	Adaptive (limited to ± 12)

Table 3-149: VFLYWHLMD

VFLYWHLMD Vertical Flywheel Mode		Vertical Flywheel Mode
D2	D1	
0	0	Check for correct standard
0	1	3 lines deviation allowed
1	0	4 lines deviation allowed, no check for interlace
1	1	5 lines deviation allowed, no check for interlace

Table 3-150: VFLYWHL

VFLYWHL	Vertical Flywheel	
D0		
0	Disabled	
1	Enabled	

Subaddress 36h

Table 3-151: FLNSTRD

FLNSTRD		Force line standard at CVBS/RGB frontend
D7	D6	
0	0	Automatic
0	1	Force 50 Hz
1	0	Force 60 Hz
1	1	(Reserved)

Table 3–152: CLMPCHARY

CLMPCHARY		Clamping characteristic Y/CVBS:	
D5	D4	Characteristic of clamping error vs. clamping current	
0	0	High gain	
0	1	Medium gain 1	
1	0	Medium gain 2	
1	1	Low gain	

Table 3-153: VDETIFS

VDETIFS	Vertical Detection Slope	
D3		
0	Normal	
1	Slow	

Table 3-154: VDETITC

VDETITC	Vertical Detection Integration Time Constant
D2	
0	Long
1	Short

Table 3-155: VLP

VLP		Lowpass for vertical sync-separation
D1	D0	
0	0	None
0	1	Weak
1	0	Medium
1	1	Strong

Subaddress 37h

Table 3-156: LATENCY

LATENCY		Clamping Latency:	
D7	D6	additional idle-states	
0	0	0	
0	1	2	
1	0	4	
1	1	6	

Table 3–157: FILTBRST

FILTBRST	Burst filter for Y/CVBS ADC	
D5		
0	Disabled	
1	Enabled	

Table 3-158: CLPIST

CLMPIST	Start of Clamping Pulse	Note	
D4-D0			
00000	0.5 μs	START=0.5 μs+ CLMPIST *0.25 μs	
11111	8.25 μs		

4. Specifications

4.1. Outline Dimensions



- 1) Does not include plastic or metal protrusion of 0.15 max. per side
- 2) Does not include dambar protrusion of 0.05 max. per side

Fig. 4–1: SOIC28-1: Plastic Small Outline Package, 28 leads, (300mil) Ordering code: XI Weight approximately 0.77 g

4.2. Pin Connections and Short Descriptions

NC = not connected, leave vacant LV = if not used, leave vacant

Pin No. SOIC28-1	Pin Name	Туре	Connection (If not used)	Short Description
1	XIN			Crystal oscillator (input) or external clock input
2	XQ	0		Crystal oscillator (output)
3	HSP	I/TTL		Horizontal sync for parent channel
4	VSP	I/TTL		Vertical sync for parent channel
5	SDA	I/O		I²C bus data
6	SCL	I		I²C bus clcok
7	VDD	S		Digital supply voltage
8	VSS	S		Digital ground
9	l ² C	I		I ² C address
10	INT	O/TTL		Interupt
11	IN1	I/ANA	LV or connect with 10 nf to ground	V/R input for external YUV/RGB source
12	IN2	I/ANA		Y/G input for external YUV/RGB source
13	IN3	I/ANA		U/B input for external YUV/RGB source
14	FSW	I		Fast switch input for YUV/RGB switch
15	SEL	0		Fast blanking output for PIP
16	OUT3	O/ANA		Analog output: Chrominance signal +(B-Y) or (B-y) or B
17	OUT2	O/ANA		Analog output: Luminance signal Y or G
18	OUT1	O/ANA		Analog output: Chrominance signal +(R-Y) or (R-Y) or R
19	VDDA2	S		Analog supply voltage for DAC
20	VSSA2	S		Analog ground for DAC
21	VREFH	I/ANA		Upper reference voltage for ADC and DAC
22	VDDA1	S		Analog supply voltage for ADC
23	VSSA1	S		Analog grouund for ADC
24	CVBS3	I/ANA		CVBS3 or V (SDA 9589x) or Y (from Y/C) input
25	VREFL	I/O		Lower reference voltage for ADC
26	CVBS2	I/ANA		CVBS2 or U (SDA 9589x) or Y (from Y/C) input
27	VREFM	I/O		Mid-level reference voltage for ADC
28	CVBS1	I/ANA		CVBS1 or Y (from YUV, SDA 9589x) input

4.3. Pin Descriptions

Pin 1, **XIN** - Crystal oscillator (input). Can be used for external clocking.

Pin 2, **XQ** - Crystal oscillator (output). Can be used for external clocking.

Pin 3, **HSP** - Horizontal sync for parent channel. Schmitt-trigger input with high hysteresis, for best jitter performance use pulses with steep slopes.

Pin 4, **VSP** - Vertical sync for parent channel. Schmitttrigger input with high hysteresis, for best jitter performance use pulses with steep slopes.

Pin 5, SDA - I²C-bus data. Low-side driver not used for SCL, slope of aknowledge is limited.

Pin 6, SCL - I²C-bus clock. Low-side driver not used for SCL, slope of aknowledge is limited.

Pin 7, VDD - Digital supply voltage.

Pin 8, **VSS** - Digital ground

Pin 9, **I²C** - I²C address selection, only static switch supported.

Pin 10, INT - Interrupt.

Pin 11, IN1 - V/R input for external YUV/RGB source.

Pin 12, IN2 - Y/G input for external YUV/RGB source.

Pin 13, **IN3** - U/B input for external YUV/RGB source.

Pin 14, FSW - Fast switch input for YUV/RGB switch.

Pin 15, **SEL** - Fast blanking output for PIP. Low-side driver can be disabled (open source mode).

Pin 16, **OUT3** - Analog output: Chrominance signal +(B-Y) or (B-y) or B.

Pin 17, $\mbox{OUT2}$ - Analog output: Luminance signal Y or G.

Pin 18, **OUT1** - Analog output: Chrominance signal +(R-Y) or (R-Y) or R.

Pin 19, **VDDA2** - Analog supply voltage for DAC.

Pin 20, VSSA2 - Analog ground for DAC.

Pin 21, **VREFH** - Upper reference voltage for ADC and DAC.

Pin 22, VDDA1 - Analog supply voltage for ADC

Pin 23, VSSA1 - Analog grouund for ADC

Pin 24, **CVBS3** - Clamped video input. CVBS3 or V (SDA 9589x) or Y (from Y/C) input.

Pin 25, VREFL - Lower reference voltageefor ADC.

Pin 26, **CVBS2** - Clamped video input. CVBS2 or U (SDA 9589x) or Y (from Y/C) input.

Pin 27, VREFM - Mid-level reference voltage for ADC.

Pin 28, **CVBS1** - Clamped video input. CVBS1 or Y (from YUV, SDA 9589x) input.

4.4. Pin Configurations



Fig. 4-2: SOIC28-1 Package

SDA 9488X, SDA 9588X

4.5. Pin Circuits

HSP VSP



Fig. 4-3: Input/Output Pins: XIN, XQ

VDD



Fig. 4-8: Video Input Pins: IN1, IN2, IN3



Fig. 4-9: Switch Input Pin: FSW



Fig. 4-4: Input Pins: HSP, VSP

Fig. 4-5: Input/Output Pins: SDA, SCL



Fig. 4-6: I²C Bus Pins



Fig. 4-7: Interrup Pin: INT



Fig. 4-10: Output Pin: SEL



Fig. 4-11: Output Pins: OUT3, OUT2, OUT1



Fig. 4–12: Reference Voltage Pins: VREFH, VREFL, VREFM


Fig. 4-13: Video Input Pins: CVBS3, CVBS2, CVBS1

4.6. Electrical Characteristics

Abbreviations:

tbd = to be defined vacant = not applicable positive current values mean current flowing into the chip

4.6.1. Absolute Maximum Ratings

Stresses beyond those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these conditions is not implied. Exposure to absolute maximum rating conditions for extended periods will affect device reliability.

This device contains circuitry to protect the inputs and outputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than absolute maximum-rated voltages to this high-impedance circuit.

All voltages listed are referenced to ground (VSS) except where noted.All GND pins must be connected to a low-resistive ground plane close to the IC.

Table	4-1:	Absolute	Maximum	Ratings
IUNIO		7 10001010	With Annual III	rialingo

Symbol	Parameter	Pin Name	Limit Values		Unit
			Min.	Max.	
T _A ¹⁾	Ambient Operating Temperature SOIC28-1		0	70 ²⁾	°C
т _с	Case Operating Temperature SOIC28-1		55	115	°C
т _s	Storage Temperature		-55	125	°C
P _{MAX}	Maximum Power Dissipation SOIC28-1			0.86	W
V _{SUP1}	Supply Voltage 1	VDD, VDDAx	-0.3	3.6	V
ΔV_{SUP}	Voltage differences within supply domains		-0.25	0.25	V
VI	Input Voltage	SDA, SCL, HSP, VSP only	-0.3	5.5	V
VI	Input Voltage	Except SDA, SCL, HSP, VSP	-0.3	V _{DD} +0.3	V
lı	Input Current		-100	+100	mA
V _O	Output Voltage	SDA only	-0.3	5.5	V
I ₀	Output Current		-100	+100	mV
Vo	Output Voltage	Except SDA	-0.3	V _{DD} +0.3	V

¹⁾ Measured on Micronas typical 2-layer (1s1p) board based on JESD - 51.2 Standard with maximum power consumption allowed for this package

²⁾ A power-optimized board layout is recommended. The Case Operating Temperature mentioned in the "Absolute Maximum Ratings" must not be exceeded at worst case conditions of the application.

4.6.2. Recommended Operating Conditions

Functional operation of the device beyond those indicated in the "Recommended Operating Conditions/Characteristics" is not implied and may result in unpredictable behavior, reduce reliability and lifetime of the device.

All voltages listed are referenced to ground (VSS) except where noted.

All GND pins must be connected to a low-resistive ground plane close to the IC.

Do not insert the device into a live socket. Instead, apply power by switching on the external power supply.

4.6.2.1. General Recommended Operating Conditions

Symbol	Parameter	Pin Name	Limit Values		Unit	
			Min.	Тур.	Max.	
T _A	Ambient Operating Temperature SOIC28-1		0	25	70 ¹⁾	°C
т _с	Case Operating Temperature SOIC28-1		55	80	115	°C
P _{MAX}	Maximum Power Dissipation SOIC28-1				0.86 ²⁾	W
V _{SUP1}	Supply Voltage	VDD, VDDAx	3.15	3.3	3.45	V
V _{SUP}	Voltage Differences within Supply Domains			0.3		V
V _{IL}	Input Voltage Low			0		V
V _{IH}	Input Voltage High			V _{DD}		V

¹⁾ A power-optimized board layout is recommended. The Case Operating Temperatures mentioned in the "Recommended Operating Conditions" must not be exceeded at worst case conditions of the application.

²⁾ P_{MAX} variation: user-determined by application circuit for I/Os

4.6.2.2. Recommended Operating Range

Symbol	Parameter	Pin Name	L	imit Value	S	Unit
			Min.	Тур.	Max.	
Main Horizontal/V	ertical Sync Inputs					
F _{PH}	HSP Signal Frequency (1f _H mode)	VSP, HSP	15.000	15.625	16.250	kHz
F _{P2H}	HSP Signal Frequency (2f _H mode)		30.000	31.250	32.500	kHz
F _{P2H}	HSP Signal Frequency (VGA mode)		11.7	25.2	48	kHz
t _r	HSP Signal Rise Time (Noisefree transition)				100	ns
t _{HH}	HSP Signal High Time		200			ns
t _{LH}	HSP Signal Low Time		900			ns
f _{PV}	VSP Signal Frequency			50/60		Hz
f _{PV}	VSP Signal Frequency (Scan rate conversion)			100/ 120		Hz
t _{HV}	VSP Signal High Time		200			ns
t _{LV}	VSP Signal Low Time		200			ns
Inset Input						
f _H	Horizontal Frequency (60 Hz input)	CVBS3, CVBS2,		15.734		kHz
f _H	Horizontal Frequency (50 Hz input)	CVBS1		15.625		kHz
V _{Sync}	Amplitude of Synchronization Pulse			300		mV
t _{DH}	Length of Horizontal Synchronisa- tion pulse			4.7		μs
t _{DV}	Length of Vertical Synchronization pulse			22		μs
A _{CHR}	Chroma Amplitude			300		mV
C _{CLI}	Input Coupling Capacitors (Necessary for proper clamping)		2.2	10	100	nF
R _{SRCI}	CVBS Source Resistance			100	500	Ω
V _i	Input Voltage Ranger at inputs CVBS1-3 (dep. on AGC setting)		0.5	1	1.5	V
Reference Voltage	es			-		
V _{REFL}	Reference Voltage Low	VREFL,	1.10	1.20	1.30	V
V _{REFM}	Reference Voltage Medium	VREFM, VREFH	1.90	2.05	2.20	V
V _{REFH}	Reference Voltage Low		3.15	3.3	V _{DDA1}	V

Symbol	Parameter	Pin Name	Limit Values			Unit		
			Min.	Тур.	Max.			
RGB/YUV Switch					·	·		
C _{CLS}	Input Coupling Capacitors (Necessary for proper clamping)	IN1, IN2, IN3, FSW	2.2	10	100	nF		
R _{SRCS}	Source Resistance			100	500	Ω		
V _{IS}	Input Voltage Range at inputs IN1-3		0.3	1	1.6	V		
V _{IF}	Input Voltage Range at input FSW		0.3	1	1.6	V		
I ² C Addresse ¹⁾								
V _{SA1}	Input Voltage Range for Address	I ² C	0		0.8	V		
V _{SA2}	Input Voltage Range for Address		2.8		V _{DDD}	V		
f _{SCL}	SCL clock Frequency		0		400	kHz		
t _{BUF}	Inactive Time before Start of Trans- mission		1.3			μs		
T _{SU;STA}	Set-up Time Start Condition		0.6			μS		
t _{LOW}	SCL Low Time		1.3			μs		
t _{HIGH}	SCL High Time		0.6			μS		
T _{SU;DAT}	Set-up Time DATA		100			ns		
T _{HD;DAT}	Hold Time DATA		0		0.9	μS		
t _R , t _F	SDA/SCL Rise/Fall Times		20+\$		300	\$=0.1 C _b /pF		
T _{SU;STO}	Set-up Time Stop Condition		0.6			μS		
C _b	Capacitive Load/Bus Line				400	pF		
I ² C Bus Inputs/Ou	itputs							
V _{IH}	High Level Input Voltage (also for SDA/SCL input stages)	SDA, SCL	3		5.5	V		
V _{IL}	Low Level Input Voltage (also for SDA/SCL input stages)		-0.25		1.5	V		
	Spike Duration at Inputs		0	0	50	ns		
I _{OL}	Low Lewel Output Current				6	mA		
Digital to Analog	Converters (7-bit)							
RL	Load Resistance	OUT1,	10			kΩ		
CL	Loas Capacitance	OUT2, OUT3			30	pF		
1) Fast I ² C Bus (All values arereferred to min(VIH) and max(VIL). This specification of the bus lines need not be identical with the I/O stages specification because of optional series resistors between bus lines and I/O pins.								

4.6.3. Characteristics

Symbol	Parameter	Pin Name	Limit Values		Unit	Test Conditions	
			Min.	Тур.	Max.		
I _{DDtot}	Average Total Supply Current		180	210	240	mA	
All Digital Input	S				•		
Cl	Input Capacitance	TTL,I ² C		7		pF	
	Input Leakage Current		-10		10	μΑ	Incl. leakage current of SDA output stage
SEL							
V _{OH}	High Level Output Voltage	SEL	2.4		V_{DD}	V	I _{OH} = -200 μA
V _{OH}	High Level Output Voltage	-	1.5		V_{DD}	V	I _{OH} = -4.5 μA
V _{OL}	Low Level Output Voltage				0.4		l _{OL} = 1.6 μA Only valid if bit SELDOWN= 1
FSW			I				
V _{IL}	Low Level Input Voltage	FSW	-0.25		0.4	V	
V _{IH}	High Level Input Voltage		0.9		V _{DD} +0.5	V	
	Delay FSW in \rightarrow SEL out			10		V	
I ² C Inputs							
V _{hys}	Schmitt-Trigger Hysteresis	SDA, SCL	0.1	0.2	0.5	V	Not tested
I ² C Input/Outp	out (Referenced to SCL; Op	en Drain Ou	tput)				
V _{OL}	Low Level Output Voltage	SDA			0.4	V	I _{OL} = 3 mA
V _{OL}	Low Level Output Voltage				0.6	V	I _{OL} = max
t _{OF}	Output Fall Time from min(V _{IH}) to max(V _{IL})		20 + 0.1* C _b /pF		250	ns	$10 \text{ pF} \leq Cb \leq 400 \text{ pF}$
Analog Inputs							
ΙL		CVBS1,	-100		100	nA	Clamping inactive
CI		CVBS3		7		pF	
ΔCLE			-1		1	LSB	Settled stage
Ī _{CLP}			43		326	μA	Dependent on clamping error
Ī _{CLPx} / Ī _{CLP}			-40		40	%	
V _{REFH} - V _{REFL}			0.5		1.5	V	VDDA1= 3.3 V
DNL			-1		1	LSB	V _{REFH} - V _{REFL} = max
СТ				-50		dB	

Symbol	Parameter	Pin Name	Limit Values		Unit	Test Conditions	
			Min.	Тур.	Max.		
Digital to Analo	g Converters (7-bit)						
DNLE	D.C Differential Nonlinearity	OUT1,	-0.5		0.5	LSB	
V _{OL}	Full Range Output Voltage	OUT2, OUT3	0.3			V	CON, UAMP, VAMP, YAMP = 0
V _{OH}	Full Range Output Voltage				1.6	V	CON, UAMP, VAMP, YAMP = max
V _O	Output Voltage		0.9	1	1.1		CON, UAMP, VAMP, YAMP = default, VREF = constant
M _{CH}	Deviation of OUT1-3 (matching)		-3		3	%	
∆CON	Contrast Increase			30		%	
ΔΑΜΡ	Output Amplitude Ratio (U _{OH} - U _{OL}) / U _{OL}			400		%	
∆BRT	Brightness Increase				15	LSB	
ΔPED	Pedestal Level Variation				± 7.5	LSB	
RGB/YUV Switc	h			•	•	•	
ΔV_{I}	Input Voltage Range	IN1, IN2,			1.2	V _{pp}	
BW	Bandwidth (-3 dB)	IN3		25		MHz	R _L >10kΩ; C _L = 20 pF
G	Gain		0.9		1.1		
ΔG	Gain Difference RGB				3	%	f< 4 MHz
СТI	Crosstalk between Inputs				-40	dB	f= 5 MHz, (R-G-B, U-V)
СТI	Crosstalk between Inputs				-45	dB	f= 5 MHz, (Y-UV)
D	Isolation (off state)		45			dB	f= 5 MHz
	Clamping Level Difference at Output				15	mV	Between external and internal source
Color Decoder/	Synchronization and Luminan	ce Processin	g				
$\Delta f_H/f_H$	Horizontal PLL pull-in Range		13.3		17.4	kHz	VCR1 and VCR2
$\Delta f_H/f_H$	Horizontal PLL pull-in Range		13.3		17.4	kHz	TV1 and TV2
V _{sync}	Amplitude of Synchronization pulse		60		600	mV	AGC set to 1.2 V input signals
t _{HD}	Length of Horizontal synchronization pulse		1.8			μs	
t _{DV}	Length of vertical synchronization pulse		22			μs	
CR _{ACC}	ACC Range		-24		+6	dB	
CR _{AGC}	AGC Range		-7.5		+2	dB	
Δf_{SC}	Chroma PLL pull-in Range			± 500		Hz	Nominal crystal frequency

SDA 9488X, SDA 9588X

Symbol	Parameter	Pin Name	Limit Values		Unit	Test Conditions	
			Min.	Тур.	Max.		
Data Slicer							
V _D	Data Level		266	350	434	mV	СС
ΔV _D	Data Height		280	350	420	mV	СС
EH	Eye Height		26.6			%	
CD25	Co Channel Distorsion				174	mV	25 kHz
CD50	Co Channel distortion				155	mV	50 kHz
Ν	Max. Permissible Noise				20	dB	

4.6.4. Recommended Crystal Characteristics

Symbol	Parameter		Unit		
		Min.	Тур.	Max.	
f _{xtal}	Frequency (Deviation outside this range will cause color decoding failures)	XIN, XQ	20.248	20.25	20.252
$\Delta f_{max}/f_{xtal}$	Maximum Permissible Frequency Deviation (Deviation outside this range will cause color decoding failures)		-100		100
$\Delta f/f_{xtal}$	Recommended Permissible Fre- quency Deviation		-40	0	40
CL	Load Capacitance		12	27	39
R _S	Series Resonance Resistance			25	
C ₁	Motional Capacitance			27	
C ₀	Paralle Capacitance			7	
In the operatir	ng range the function given in the circui	t description are	fulfilled.		

5. Application

The following two figures show 100/120 Hz applications with the Micronas Feature Box SDA 9400/01. As the chip supports two I2C addresses and owns a RGB switch dual-PiP applications are easy to implement. The arrangement for best possible performance is shown in the fig. (5–1).

The output of two OCTOPUS are connected to the YUV (or RGB) input of the video processor of the main channel. Due to the 4:2:2 processing within the SDA 9400 the inset picture remains brilliant.

Connecting of a SDA 9588x directly to the RGB input of the RGB processor is possible as well. One picture is generated from SDA 9588x device, the other one from the Feature Box. This cheap implementation preserves the chroma of inset channel at its full bandwidth, although only field mode is possible for PIP picture. The output of an OSD/Text processor may be fed to the RGB switch of the SDA 9588x.



Fig. 5-1: SDA 9588x Application with Insertion in Front of the Feature Box



Fig. 5–2: SDA 9589x Application with Insertion Behind the Feature Box

6. Data Sheet History

- 1. Preliminary Data Sheet: "SDA 9488x PIP IV Advanced, SDA 9588x SOPHISTICUS Cost-effective Picture-In-Picture ICs", Dec. 14, 2001, 6251-561-2PD. Second release of the preliminary data sheet.
- 2. Data Sheet: "SDA 9488X, SDA 9588X Cost-effective Picture-In-Picture ICs", March 15, 2004, 6251-561-1DS. First release of the data sheet. Major changes:
- Subaddress 03h
 HFP: Bit names updated (new:D3-D0)
 VFP: Bit namess updated (new:D7-D4)
- Subaddress 34h: VTHRH60: Bit names updated (new:D3-D0) VTHRH50: Bit names updated (new:D7-D4)

Micronas GmbH Hans-Bunte-Strasse 19 D-79108 Freiburg (Germany) P.O. Box 840 D-79008 Freiburg (Germany) Tel. +49-761-517-0 Fax +49-761-517-2174 E-mail: docservice@micronas.com Internet: www.micronas.com

Printed in Germany Order No. 6251-561-1DS All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be construed as to create any liability. Any new issue of this data sheet invalidates previous issues. Product availability and delivery are exclusively subject to our respective order confirmation form; the same applies to orders based on development samples delivered. By this publication, Micronas GmbH does not assume responsibility for patent infringements or other rights of third parties which may result from its use.

Further, Micronas GmbH reserves the right to revise this publication and to make changes to its content, at any time, without obligation to notify any person or entity of such revisions or changes.

No part of this publication may be reproduced, photocopied, stored on a retrieval system, or transmitted without the express written consent of Micronas GmbH.