

TC74HC160/162AP/AF TC74HC161/163AP/AF/AFN

Synchronous Presettable 4-Bit Counter

TC74HC160 Decade, Asynchronous Clear

TC74HC161 Binary, Asynchronous Clear

TC74HC162 Decade, Synchronous Clear

TC74HC163 Binary, Synchronous Clear

The TC74HC160A, 161A, 162A and 163A are high speed CMOS SYNCHRONOUS PRESETTABLE COUNTERS fabricated with silicon gate C²MOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The 74HC160A/162A are BCD decade counters and the TC74HC161A/163A are 4 bit binary counters.



The CLOCK input is active on the rising edge. Both LOAD and CLEAR inputs are active on low logic level.

Presetting of all four IC's is synchronous to the rising edge of CLOCK.

The clear function of the TC74HC162A/163A is synchronous to CLOCK, while the TC74HC160A/161A are cleared asynchronously.

Two enable inputs (ENP and ENT) and CARRY OUTPUT are provided to enable easy cascading of counters, which facilitates easy implementation of n-bit counters without using external gates.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.




(TOP VIEW)

Pin Assignment

Features

- High Speed: $t_{MAX} = 63\text{MHz(Typ.)}$ at $V_{CC} = 5\text{V}$
- Low Power Dissipation: $I_{CC} = 4\mu\text{A(Max.)}$ at $T_a = 25^\circ\text{C}$
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\%V_{CC}(\text{Min.})$
- Output Drive Capability: 10 LSTTL Loads
- Symmetrical Output Impedance: $I_{OH} = I_{OL} = 4\text{mA}(\text{Min.})$
- Balanced Propagation Delays: $t_{PLH} = t_{PHL}$
- Wide Operating Voltage Range: $V_{CC}(\text{opr}) = 2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS160 ~ 163




TC74HC160A/161A					TC74HC162A/163A					Outputs				Function
Inputs					Inputs									
CLR	LD	ENP	ENT	CK	CLR	LD	ENP	ENT	CK	Q _A	Q _B	Q _C	Q _D	
L	X	X	X	X	L	X	X	X	⌋	L	L	L	L	Reset To "0"
H	L	X	X	⌋	H	L	X	X	⌋	A	B	C	D	PRESET Data
H	H	X	L	⌋	H	H	X	L	⌋	No Change				No Count
H	H	L	L	⌋	H	H	L	X	⌋	No Change				No Count
H	H	H	H	⌋	H	H	H	H	⌋	Count Up				Count
H	X	X	X	⌋	X	X	X	X	⌋	No Change				No Count

X: Don't Care


A, B, C, D: Logic Level of Data Inputs

Carry: CARRY = ENT•Q_A•Q_B•Q_C•Q_D(TC74HC160A/162A)


CARRY = ENT•Q_A•Q_B•Q_C•Q_D(TC74HC161A/163A)



Timing Chart (TC74HC160A/162A: Decade Counter)



Timing Chart (TCHC161A/163A: Binary Counter)




Logic Diagram

Truth Table of Internal F/F

TC74HC160A					TC74HC162A				
D	CK	R	Q	$\bar{Q}$	D	CK	R	Q	$\bar{Q}$
X	X	L	L	H	X	$\bar{L}$	L	L	H
L	$\bar{L}$	H	L	H	L	$\bar{L}$	H	L	H
H	$\bar{L}$	H	H	L	H	$\bar{L}$	H	H	L
X	$\bar{L}$	H	NO CHANGE		L	$\bar{L}$	H	No Change	

X: Don't Care



Logic Diagram

Truth Table of Internal F/F

TC74HC161A					TC74HC163A				
D	CK	R	Q	$\bar{Q}$	D	CK	R	Q	$\bar{Q}$
X	X	L	L	H	X	$\bar{L}$	L	L	H
L	$\bar{L}$	H	L	H	L	$\bar{L}$	H	L	H
H	$\bar{L}$	H	H	L	H	$\bar{L}$	H	H	L
X	$\bar{L}$	H	NO CHANGE		L	$\bar{L}$	H	No Change	

X: Don't Care

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC} + 0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC} + 0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of -10mW/°C shall be applied until 300mW.

Recommended Operating Conditions

Parameter	Symbol	Value	Unit
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC} = 2.0\text{V}$) 0 ~ 500($V_{CC} = 4.5\text{V}$) 0 ~ 400($V_{CC} = 6.0\text{V}$)	ns

DC Electrical Characteristics

Parameter	Symbol	Test Condition	$T_a = 25^{\circ}\text{C}$				$T_a = -40 \sim 85^{\circ}\text{C}$		Unit
			V_{CC}	Min.	Typ.	Max.	Min.	Max.	
High-Level Input Voltage	V_{IH}	—	2.0 4.5 6.0	1.7 3.6 4.8	— — —	— — —	1.7 3.6 4.8	— — —	V
Low-Level Input Voltage	V_{IL}	—	2.0 4.5 6.0	— — —	— — —	0.3 0.9 1.2	— — —	0.3 0.9 1.2	V
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20\mu\text{A}$	2.0 4.5 6.0	1.8 4.0 5.5	2.0 4.5 5.9	— — —	1.8 4.0 5.5	V
			$I_{OH} = -4 \text{ mA}$ $I_{OH} = -5.2 \text{ mA}$	4.5 6.0	4.18 5.68	4.31 5.80	— —	4.13 5.63	
		$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20\mu\text{A}$	2.0 4.5 6.0	— — —	0.0 0.0 0.1	0.2 0.5 0.5	— — —	V
			$I_{OL} = 4 \text{ mA}$ $I_{OL} = 5.2 \text{ mA}$	4.5 6.0	— —	0.17 0.18	0.26 0.26	— —	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or GND}$	6.0	—	—	±0.1	—	±1.0	μA
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or GND}$	6.0	—	—	4.0	—	40.0	

Timing Requirements (Input $t_r = t_f = 6\text{ns}$)

Parameter	Symbol	Test Condition	Ta = 25°C			Ta = -40 ~ 85°C	Unit
			V _{CC}	Typ.	Limit	Limit	
Minimum Pulse Width (CLOCK)	$t_{W(L)}$ $t_{W(H)}$	Fig. 1	2.0	—	75	95	ns
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Pulse Width (CLEAR)*	$t_{W(L)}$	Fig. 4	2.0	—	75	95	
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Setup Time (LOAD, ENP, ENT)	t_s	Fig. 4	2.0	—	100	125	
			4.5	—	20	25	
			6.0	—	17	21	
Minimum Setup Time (A, B, C, D)	t_s	Fig. 2	2.0	—	75	95	ns
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Set-up Time (CLEAR)**	t_s	Fig. 5	2.0	—	75	95	
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Hold Time	t_h	Fig 2, 3, 5	2.0	—	0	0	
			4.5	—	0	0	
			6.0	—	0	0	
Minimum Removal Time (CLEAR)*	t_{rem}	Fig 4	2.0	—	50	65	ns
			4.5	—	10	13	
			6.0	—	9	11	
Clock Frequency	f	—	2.0	—	6	5	
			4.5	—	31	25	
			6.0	—	36	29	

AC Electrical Characteristics (C_L = 15pF, V_{CC} = 5V, Ta = 25°C, Input $t_r = t_f = 6\text{ns}$)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Output Transition Time	t_{TLH} t_{THL}	Fig. 1	—	4	8	ns
Propagation Delay Time (CLOCK-Q)	t_{PLH} t_{PHL}	Fig. 1	—	13	21	
Propagation Delay Time (CLOCK-CARRY) (Count Mode)	t_{PLH} t_{PHL}	Fig. 1	—	16	26	
Propagation Delay Time (CLOCK-CARRY) (Preset Mode)	t_{PLH}	Fig. 2	—	18	30	
	t_{PHL}		—	20	35	
Propagation Delay Time (ENT-CARRY)	t_{PLH} t_{PHL}	Fig. 6	—	10	17	
Propagation Delay Time (CLEAR-Q)*	t_{PHL}	Fig. 4	—	17	26	
Propagation Delay Time (CLEAR-CARRY)*	t_{PHL}	Fig. 4	—	20	35	ns
Maximum Clock Frequency	f_{MAX}	—	36	63	—	MHz

*: for TC74HC160A/161A only

**: for TC74HC162A/163A only

AC Electrical Characteristics (C_L = 50pF, Input t_r = t_f = 6ns)

Parameter	Symbol	Test Condition	Ta = 25°C				Ta = -40 ~ 85°C		Unit			
			V _{CC}	Min.	Typ.	Max.	Min.	Max.				
Output Transition Time	t _{TLH} t _{THL}	—	2.0 4.5 6.0	— — —	25 7 6	75 15 13	— — —	95 19 16	ns			
Propagation Delay Time (CLOCK-Q)	t _{PLH} t _{PHL}	Fig. 1	2.0 4.5 6.0	— — —	48 16 14	125 25 21	— — —	155 31 26				
Propagation Delay Time (CLOCK-CARRY) (Count Mode)	t _{PLH} t _{PHL}	Fig. 1	2.0 4.5 6.0	— — —	57 19 16	150 30 26	— — —	190 38 33				
Propagation Delay Time (CLOCK-CARRY) (Preset Mode)	t _{PLH}	Fig. 2	2.0 4.5 6.0	— — —	66 22 19	175 35 30	— — —	220 44 37				
			t _{PHL}	2.0 4.5 6.0	— — —	72 24 20	200 40 34	— — —		250 50 43		
				t _{PLH} t _{PHL}	Fig. 6	2.0 4.5 6.0	— — —	39 13 11		100 20 17	— — —	125 25 21
	t _{PHL}					Fig. 4	2.0 4.5 6.0	— — —		60 20 17	150 30 26	— — —
			t _{PHL}				Fig. 4	2.0 4.5 6.0		— — —	72 24 20	200 40 34
				Maximum Clock Frequency	f _{MAX}			—		2.0 4.5 6.0	6 31 36	18 53 62
Input Capacitance	C _{IN}	—				—				5	10	—
Power Dissipation Capacitance	C _{PD} (1)	(1)	—			34	—			—	—	

Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(oper)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

When the outputs drive a capacitive load, total current consumption is the sum of CPD, and ICC which is obtained from the following formula:

In case of TC74HC160A/162A:

$$\Delta I_{CC} = f_{CK} \cdot V_{CC} \left(\frac{C_{QA}}{2} + \frac{C_{QB}}{5} + \frac{C_{QC}}{10} + \frac{C_{QD}}{10} + \frac{C_{QD}}{10} \right)$$

In case of TC74HC161A/163A:

$$\Delta I_{CC} = f_{CK} \cdot V_{CC} \left(\frac{C_{QA}}{2} + \frac{C_{QB}}{4} + \frac{C_{QC}}{8} + \frac{C_{QD}}{16} + \frac{C_{QD}}{16} \right)$$


C_{QA} ~ C_{QD} and C_{CO} are the capacitances at QA ~ QD and CARRY OUT, respectively.

f_{CK} is the input frequency of the CLOCK


(2) * for TC74HC160A/161A only

** for TC74HC162/163A only


Count Mode (Fig. 1)




Preset Mode (Fig. 2)





Count Enable Mode (Fig. 3)



Clear Mode (TC74HC160A/161A) (Fig. 4)




Clear Mode (TC74HC162A/163A) (Fig. 5)

Cascade Mode (Fig. 6)
(Fix Maximum Count)

Switching Characteristics Test Waveform

PARALLEL CARRY N-BIT COUNTER



Typical Application