



# LS161

## Binary Direct Clear Synchronous 4-Bit Counter

The LS161 is a bipolar, NPN, sealed-junction, silicon integrated circuit. It is manufactured in low-power Schottky technology and is available in a wire-bonded, 16-pin plastic DIP or surface mount package. This device is a high-speed, modulo-16 binary counter with synchronously preset outputs. It features look-ahead circuitry for use in cascadable counting applications.



## Logic Diagram



**Electrical Characteristics**

VCC = 5.0 ±0.5 V, TA = -55 to +125°C (WA-LS)

VCC = 5.0 ±0.25 V, TA = 0 to 70°C (WP90349L1)

VCC = 5.0 ±0.5 V, TA = -40 to +85°C (WA-LSD, WP90405L1)

Parameter	Symbol	WA-LS		WP, WA-LSD		Units
		Min	Max	Min	Max	
Output Voltage, VCC = 4.5 V (WA-LS), 4.75 V (WP, WA-LSD)						
Low, IOL = 4.0 mA	VOL	—	0.4	—	0.4	V
IOL = 8.0 mA	VOL	—	0.5	—	0.5	V
High, IOH = -0.4 mA	VOH	2.5	—	2.7	—	V
Input Voltage, VCC = 4.5 V (WA-LS), 4.75 V (WP, WA-LSD)						
Low	VIL	—	0.7	—	0.8*	V
High	VIH	2.0	7.5	2.0	5.5	V
Clamp, IIN = -18.0 mA	VIK	—	-1.5	—	-1.5	V
Input Current, VCC = 5.5 V (WA-LS), 5.25 V (WP, WA-LSD)						
Low, VIL = 0.4 V						
Data, Clear, Enable P	IIL	—	-0.4	—	-0.4	mA
Enable T, Clock, Load	IIL	—	-0.8	—	-0.8	mA
High, VIH = 2.7 V						
Data, Clear, Enable P	IiH	—	20.0	—	20.0	μA
Enable T, Clock, Load	IiH	—	40.0	—	40.0	μA
@ VI max, VI = 7.0 V (WA-LS), 5.5 V (WP, WA-LSD)						
Data, Clear, Enable P	Ii	—	0.1	—	0.1	mA
Load, Clock, Enable T	Ii	—	0.2	—	0.2	mA
Output Current, VCC = 5.5 V (WA-LS), 5.25 V (WP, WA-LSD)						
Short-Circuit	Ios	-20.0	-100.0	-20.0	-100.0	mA
Supply Current, VCC = 5.5 V (WA-LS), 5.25 V (WP, WA-LSD)						
Output Low	ICCL	—	32.0	—	32.0	mA
Output High	ICCH	—	31.0	—	31.0	mA

\* WA-LSD, WP90405L1: VIL = 0.7 V

**Timing Characteristics**

VCC = 5.0 V, TA = 25°C, CL = 15 pF

Parameter	Symbol	WA-LS		WP, WA-LSD		Units
		Min	Max	Min	Max	
<b>Propagation Delay</b>						
Clock-to-Ripple Carry Output						
Low-to-High	tPLH	—	30.0	—	35.0	ns
High-to-Low	tPHL	—	28.0	—	35.0	ns
Clock-to-Any Q						
Low-to-High	tPLH	—	24.0	—	24.0	ns
High-to-Low	tPHL	—	27.0	—	27.0	ns
Enable T-to-Ripple Carry Output						
Low-to-High	tPLH	—	14.0	—	14.0	ns
High-to-Low	tPHL	—	14.0	—	14.0	ns
Clock-to-Any Q						
High-to-Low	tPHL	—	28.0	—	28.0	ns
<b>Operating Conditions</b>						
Set-up Delay						
Data-to-Clock, Low	tDSL	20.0	—	20.0	—	ns
High	tDSH	20.0	—	20.0	—	ns
Parity Enable- or Reset-to-Clock, Low	tDSL	20.0	—	20.0	—	ns
High	tDSH	20.0	—	20.0	—	ns
Count Enable-to-Clock, Low	tDSL	25.0	—	20.0	—	ns
High	tDSH	25.0	—	20.0	—	ns
Hold Delay						
Data-to-Clock, Low	tDHL	0	—	3.0	—	ns
High	tDHH	0	—	3.0	—	ns
Parity Enable- or Reset-to-Clock, Low	tDHL	0	—	3.0	—	ns
High	tDHH	0	—	3.0	—	ns
Count Enable-to-Clock, Low	tDHL	0	—	3.0	—	ns
High	tDHH	0	—	3.0	—	ns
Minimum Pulse Width						
Clock Pulse Width, Low	tw <sub>∅L</sub>	25.0	—	25.0	—	ns
High	tw <sub>∅H</sub>	15.0	—	25.0	—	ns
Clear Pulse Width	tw	15.0	—	20.0	—	ns
Clearing Time	tCL	20.0	—	20.0	—	ns
Maximum Clock Frequency	f <sub>max</sub>	30.0	—	25.0	—	MHz


**Maximum Ratings**

Power supply voltage (VCC)	7.0 V
Operating temperature (TA)	WA-LS: -55 to +125°C WP90349L1: 0 to 70°C WA-LSD, WP90405L1: -40 to +85°C
Storage temperature (T <sub>stg</sub> )	-65 to +150°C


Maximum ratings are defined as the limiting conditions that the user can apply to the device under all variations of circuit and environmental conditions. If any rating is exceeded, permanent damage to the device may result.

Bonding or soldering of the external leads of this device can be performed safely at temperatures up to 300°C.


**Timing Diagrams**




**Figure 1. Clock to Output Delays, Count Frequency, and Clock Pulse Width**



**Figure 2. Clear to Output Delay, Clear Pulse Width, and Clearing Time**




**Figure 3. Enable Input to Ripple Carry Output Delays**



OTHER CONDITIONS : LOAD = ENABLE P = ENABLE T = CLEAR = H  
 OUTPUTS IN QA • QB • QC • QD STATE


Figure 4. Clock to Ripple Carry Output Delays



OTHER CONDITIONS : LOAD = L, CLEAR = H

THE SHADED AREAS INDICATE WHEN THE INPUT IS PERMITTED  
 TO CHANGE FOR PREDICTABLE OUTPUT PERFORMANCE

Figure 5. Set-Up and Hold Times with Parallel Data Inputs



THE SHADED AREAS INDICATE WHEN THE INPUT IS PERMITTED  
 TO CHANGE FOR PREDICTABLE OUTPUT PERFORMANCE

Figure 6. Set-Up and Hold Times with Load Input