

T-43-23



GigaBit Logic

10G002
10G002M

**Quad 2-Input XOR/XNOR/Line Receiver
1.8 GHz /600 ps Propagation Delay
10G PicoLogic™ Family**

FEATURES

- -55°C to +125°C operation (10G002M)
- 150 ps typical output rise and fall times
- Differential DA inputs and true or inverted output
- ECL and 10G PicoLogic™ compatible I/O
- Temperature and voltage compensated design
- On-chip VBBS threshold reference voltage supply
- GHz small signal amplifier
- Wire-OR output capability
- Available in 40 Pin C-lead or leadless chip carrier, or die form
- Packages contain internal decoupling capacitors for optimum high frequency performance

APPLICATIONS


- | | | |
|------------------------------|------------------------------|-------------------------------------|
| • Code Generation | • Level Comparator | • Digital Phase Detector |
| • Precision pulse generation | • Differential Line Receiver | • High speed ECL to GaAs translator |

FUNCTIONAL DESCRIPTION

The 10G002 is an ECL or 10G PicoLogic™ compatible high speed quad XOR/XNOR gate. Because of its sensitive differential amplifier inputs, the 10G002 can also be used as a differential or single-ended line receiver or as a level comparator. In either application, the outputs can be inverted under control of the DB inputs. With the addition of an external low pass filter, the 10G002 can be used as a high frequency digital phase detector.

The 10G002 features a nominal -1.3V GaAs/ECL threshold reference supply voltage output on pin VBBS. Maximum propagation delay and minimum guaranteed operating frequency at 25°C are 600ps and 1.8 GHz respectively at 800 mW power dissipation. Typical room temp. operating freq. is 2.0 GHz and higher speed operation is possible with some reduction in output level swing. Output transition times are typically 150ps. For extended temperature applications, the 10G002M is specified for operation over the -55°C to +125°C case temperature range.

The 10G002 is fabricated using GigaBit's high volume, production proven GaAs MESFET process technology.

BLOCK DIAGRAM**10G002/10G002M ORDERING INFORMATION**

PACKAGE TYPE	10G002 (0°C - 85°C)		10G002M (-55°C - 125°C)	
	1.6 GHz	1.3 GHz	1.4 GHz	1.1 GHz
C-Leaded CC	10G002-2C	10G002-3C	10G002M-2C	10G002M-3C
Leadless CC	10G002-2L	10G002-3L	10G002M-2L	10G002M-3L
Die		10G002-3X		10G002M-3X






T-43-23



GigaBit Logic

10G002
10G002M

CONNECTION DIAGRAMS & TRUTH TABLES



NOTES: X = Don't care, U = Undefined State
 $-1.9V \leq V \leq -0.5V$
 V_{th} = Threshold level, nominally VBB

FUNCTIONAL DESCRIPTION (cont.)

The operation of the 10G002 is illustrated in the adjacent connection diagrams and truth tables. The exclusive OR function of inputs DA+ and DB is formed by connecting the DA- input to the threshold reference level VBB or to the complement of the signal driving DA+ if this signal is differential. The exclusive NOR function utilizes the DA- and DB inputs and requires that the DA+ input be connected to VBB or the complement of the signal on DA-. As a differential receiver, the 10G002 accepts complementary signals on its DA inputs. The output is non-inverting when true and complement inputs are received on DA+ and DA- respectively with DB held low. An inverted output is obtained when either the DA connections are reversed or DB is held high. If one of the two DA inputs is replaced with a threshold reference level within the input's common mode range (-1.9V to -0.5V), the 10G002 performs a comparison between the other DA input and this level, producing an inverted or true output depending on the state of the B input.



When connected as either an XOR or XNOR gate, the 10G002 can function as a phase detector by producing an output binary signal whose duty cycle is proportional to the phase difference between the two inputs when the inputs are equal in frequency.

Since the output logic threshold level of various ECL and GaAs families will shift differently with temperature and supply voltage variation, the input threshold of the 10G002 is designed to track these movements. This is easily accomplished by connecting the interfacing logic family's threshold voltage to the 10G002's VBB input pin. This enables the 10G002's input threshold to track the threshold of devices connected to it, resulting in maximum noise immunity and minimum signal distortion over temperature and supply voltage variation. Some ECL devices (e.g. 10114, 10115, 100114, 100125) and all second generation PicoLogic devices make the logic threshold level available on an output pin. In ECL it is termed VBB, and in PicoLogic it is referred to as VBBS. If unavailable, this voltage level can be generated by connecting the terminated output of an inverting gate back to its input with suitable filtering of the output to prevent oscillation.

T-43-23



GigaBit Logic


10G002
10G002M

FUNCTIONAL DESCRIPTION (cont.)	PIN DESCRIPTIONS																		
<p>When PicoLogic is used to drive the 10G002, the VBBS pin must be strapped to the VBB pin for proper device operation. Connecting VBBS to the VBB input is also appropriate, in some cases, for non-PicoLogic device interfaces. Examples of these are ECL-to-10G002 interface over a limited temperature range or when driving the 10G002 from another GaAs device since GaAs logic output swings are generally much larger than ECL output swings. <u>In any case, the VBB pin must always be connected to either the VBBS pin or to an external threshold reference voltage within the input's common mode range.</u></p> <p>The 10G002 features two input clamp diodes which are brought out on pins VICH and VICL. These clamps can be used to internally limit a high peak-to-peak value input signal (i.e. when using the 10G002 as a phase detector and driving from a VCO with high output voltage), or to allow an improvement in an input sinewave signal edge speed by overdriving and clamping. When these pins are both connected to -1.3V, the internal input swing is limited to a range from approximately -.5V to -2.0V. When not used, VICH and VICL should be left unconnected.</p> <p>Depending upon user choice of load resistor and termination voltage (VTT), the output high level (VOH) generated by the 10G002 (typically -0.4V to -0.5V) may require limiting when the 10G002 drives ECL logic. This is accomplished via an output driver clamp diode brought out on pin VDCH. For applications that require VOH limiting, consult GigaBit Application Note 4.</p>	<p>D1A+ to A differential data inputs, true D4A+</p> <p>D1A- to A differential data inputs, complement D4A-</p> <p>D1-4B B data inputs</p> <p>OUT1-4 Outputs</p> <p>VDDO Output driver ground (0V)</p> <p>VDDL Internal logic ground (0V)</p> <p>VSS -3.4V power supply</p> <p>VEE -5.2V power supply</p> <p>VTTC VDDO internal decoupling capacitor return. VTTC is brought into the 10G002 package as the AC return lead for the internal VDDO output driver decoupling capacitor. It is not brought onto the 10G002 die. VTTC is typically equal to VTT (nominally -2.0V).</p> <p>VDCH Output driver clamp supply. When VDCH is connected to VTT = -2.0V the output driver high level is limited to approximately -0.6V, thus providing ECL output compatibility. Consult Application Note #4 for details. When not used, VDCH should be connected to VDDO.</p> <p>VICH, VICL Input protection clamp voltages. When connected to -1.3V, these allow an overdriven sine wave input signal to be truncated to a square wave, thus providing faster rise and fall times to the internal XOR gate. When not used, the input clamps should be connected as follows: VICL to VSS and VICH to VDDO for transient protection. Inputs are internally clamped to VSS and VDDL.</p> <p>VBB Threshold reference level input. Provided to allow direct tracking of the driving logic family's output threshold voltage. <u>Connect to VBBS when the 10G002 is driven from PicoLogic.</u> When driving from ECL or other GaAs families, connect to that family's threshold voltage. This pin may not be left unconnected.</p> <p>VBBS PicoLogic threshold reference voltage output. Connect to VBB when interfacing with PicoLogic.</p>																		
<p>TYPICAL SMALL SIGNAL GAIN VS. FREQUENCY</p> <table border="1"> <caption>Data points estimated from the graph</caption> <thead> <tr> <th>Frequency (GHz)</th> <th>Gain (dB)</th> </tr> </thead> <tbody> <tr><td>0.1</td><td>37</td></tr> <tr><td>0.2</td><td>35</td></tr> <tr><td>0.3</td><td>33</td></tr> <tr><td>0.4</td><td>30</td></tr> <tr><td>0.5</td><td>27</td></tr> <tr><td>1.0</td><td>15</td></tr> <tr><td>2.0</td><td>5</td></tr> <tr><td>3.0</td><td>2</td></tr> </tbody> </table>	Frequency (GHz)	Gain (dB)	0.1	37	0.2	35	0.3	33	0.4	30	0.5	27	1.0	15	2.0	5	3.0	2	
Frequency (GHz)	Gain (dB)																		
0.1	37																		
0.2	35																		
0.3	33																		
0.4	30																		
0.5	27																		
1.0	15																		
2.0	5																		
3.0	2																		

T-43-23



GigaBit Logic

10G002
10G002M

DC CHARACTERISTICS


VSS = -3.5 V TO -3.3 V, VEE = -5.5 TO -5.1 V, VDDL = VDDO = Gnd., unless otherwise indicated

SYMBOL	PARAMETER	10G002 (0 to 85°C)			10G002M (-55 to +125°C)			Units
		Min	Typ.	Max	Min	Typ.	Max	
VOL	Ouput Voltage Low						-1.7	V
ISS	Power Supply Current	160	240		160	250	250	mA
IEE	Power Supply Current	55	75		55	75	75	mA
PD	Power Dissipation	800	1200		800	1200	1200	mW

NOTE:

The remaining DC Characteristics are specified in the [10G PicoLogic™ Family Electrical Characteristics Table](#) at the beginning of this section. This table notes parameter deviations to Family Characteristics and provides specific supplementary characteristics only.

SWITCHING WAVEFORMS



T-43-23



GigaBit Logic

10G002
10G002M

AC CHARACTERISTICS (Note 1)										
SYMBOL	PARAMETER	Tc = 0°C		Tc = +25°C			Tc = +85°C		UNITS	NOTES
		MIN	MAX	MIN	TYP	MAX	MIN	MAX		
T1 T2 T3 Fmax	Prop. Delay, Low to High Prop. Delay, High to Low Output Rise/Fall Times Operating Frequency	350 350 350 1.8	600 600 175 1.8	350 350 125 2.0	450 450 175 2.0	600 600 200 1.6	400 400 200 1.6	650 650 200 1.6	ps ps ps GHz	2
10G002-3										
SYMBOL	PARAMETER	Tc = 0°C		Tc = +25°C			Tc = +85°C		UNITS	NOTES
		MIN	MAX	MIN	TYP	MAX	MIN	MAX		
T1 T2 T3 Fmax	Prop. Delay, Low to High Prop. Delay, High to Low Output Rise/Fall Times Operating Frequency	400 400 400 1.5	650 650 210 1.5	400 400 150 1.5	500 500 210 1.8	650 650 210 1.8	450 450 225 1.3	700 700 225 1.3	ps ps ps GHz	2
10G002-2M										
SYMBOL	PARAMETER	Tc = -55°C		Tc = 25°C			Tc = 125°C		UNITS	NOTES
		MIN	MAX	MIN	TYP	MAX	MIN	MAX		
T1 T2 T3 Fmax	Prop. Delay, Low to High Prop. Delay, High to Low Output Rise/Fall Times Operating Frequency	350 350 350 1.8	600 600 175 1.8	350 350 125 2.0	450 450 175 2.0	600 600 175 2.0	450 450 210 1.4	700 700 210 1.4	ps ps ps GHz	2
10G002-3M										
SYMBOL	PARAMETER	Tc = -55°C		Tc = 25°C			Tc = 125°C		UNITS	NOTES
		MIN	MAX	MIN	TYP	MAX	MIN	MAX		
T1 T2 T3 Fmax	Prop. Delay, Low to High Prop. Delay, High to Low Output Rise/Fall Times Operating Frequency	400 400 400 1.5	650 650 210 1.5	400 400 150 1.5	500 500 210 1.8	650 650 210 1.8	500 500 240 1.1	750 750 240 1.1	ps ps ps GHz	2
Notes: 1. Test conditions (unless otherwise indicated) : VBB = -1.2V VICH = N/C VIH = -0.7V VOH ≥ -0.7V VTT = -2.0V VICL = N/C VIL = -1.7V VOL ≤ -1.7V VTTC = VTT VDCH = VDDO RLOAD = 50Ω to -2.0V Input signal rise and fall times ≤ 150 ps										
2. Rise and fall times are measured at the 20% and 80% points of the transition from VOL max to VOH min.										


T-43-23

GigaBit Logic

10G002
10G002M


PACKAGE PINOUT DIAGRAMS

TYPE "L" PACKAGE



NOTES: Pin 1 is marked for orientation. N/C = No Connection.


TYPE "C" PACKAGE




NOTES: Pin 1 is marked for orientation. N/C = No Connection.

TYPICAL APPLICATIONS

PRECISION TIME VERNIER



ADJUSTABLE DELAY PULSE GENERATOR







GigaBit Logic

T.90-20
**24 PIN METAL FLATPACK
18 PIN PACKAGE**

**24 PIN METAL FLATPACK
Type H**



**18 PIN LEADLESS CHIP CARRIER
TYPE L1**



All dimensions shown in inches and (millimeters)


T-90-20



GigaBit Logic

36 PIN PACKAGES


**36 PIN LEADLESS CHIP CARRIER
TYPE L36**



NOTES:



- 1) The package bottom thermal vias, top lid surface and 4 metallized corner castellations (when present) are all at Vss potential.
- 2) All dimensions in inches.
- 3) Pin #1 identifier may be an elongated pad or small, square gray marker.

**36 I/O LEAD FLATPACK
TYPE F**






GigaBit Logic

T-90-20
40 PIN PACKAGES40 PIN LEADLESS CHIP CARRIER
TYPE L40 PIN LEADED CHIP CARRIER
TYPE C

NOTES


- (1) Footprint is JEDEC standard outline
- (2) Top surface vias (for terminating resistors and decoupling capacitors) are not available on pins 3 4 17 18 23 24 37 and 38
- (3) Top surface metal (not including vias) and pins 3 and 23 are fixed at VTT potential
- (4) Recommended top surface chip res stored 0.40 long by 0.020 wide by 0.010
- (5) Recommended top surface chip power rating (Maxim Systems MS-21 or equivalent)
- (6) Recommended top surface chip decoupling 0.010 long by 0.030 wide by 0.020 thick typ 25V VDCW 1000 pf min (Johnson R69 cap or equivalent)
- (7) Recommended heatsinks are GBL P/Ns 90GH-S 40 A and 90GH-S 40 B
- (8) Thermally conductive, electrically non-conductive epoxy is recommended for heatsink attachment (Ablestick 7894 or 561K, or Thermabond™ or equivalent)
- (9) C40 and C40 packages are dimensionally identical except for contact finger width

TOP SURFACE LEGEND	
Metalized Ceramic	
Screened Dielectric	
Bare Ceramic.	






GigaBit Logic

T-90-20
68 & 132 PIN
PACKAGES68 PIN LEADED CHIP CARRIER
TYPE C1

1. All dimensions in inches.
2. C1A PACKAGE: Package lid, top, and pins 4, 9, 14, 21, 26, 31, 38, 43, 48, 55, 60, 65 are at common potential (system ground).
3. C1B PACKAGE: Package lid and pins 4, 9, 14, 21, 26, 31, 38, 43, 48, 55, 60, 65 are at common potential (system ground).
4. Tolerance on all dimensions is $\pm 1\%$ but not larger than ± 0.005 . Tolerance on 0.640 end pad to end pad dimension is ± 0.003 .

GULLWING LEADS

132 PIN LEADED CHIP CARRIER
TYPE C3