



MC14528B

DUAL MONOSTABLE MULTIVIBRATOR

The MC14528B is a dual, retriggerable, resettable monostable multivibrator. It may be triggered from either edge of an input pulse, and produces an output pulse over a wide range of widths, the duration of which is determined by the external timing components, C_X and R_X .

- Separate Reset Available
- Diode Protection on All Inputs
- Triggerable from Leading or Trailing Edge Pulse
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load Over the Rated Temperature Range
- Pin-for-Pin Replacement with the MC14538B and MC14548B.


MAXIMUM RATINGS* (Voltages Referenced to V_{SS})

Symbol	Parameter	Value	Unit
V_{DD}	DC Supply Voltage	-0.5 to +18.0	V
V_{in}, V_{out}	Input or Output Voltage (DC or Transient)	-0.5 to $V_{DD} + 0.5$	V
I_{in}, I_{out}	Input or Output Current (DC or Transient), per Pin	± 10	mA
P_D	Power Dissipation, per Package†	500	mW
T_{stg}	Storage Temperature	-65 to +150	°C
T_L	Lead Temperature (8-Second Soldering)	260	°C

*Maximum Ratings are those values beyond which damage to the device may occur.
 †Temperature Derating: Plastic "P" Package: -12mW/°C from 65°C to 85°C
 Ceramic "L" Package: -12mW/°C from 100°C to 125°C

THE MC14528B IS NOT RECOMMENDED FOR NEW DESIGNS

ONE-SHOT SELECTION GUIDE




CMOS MSI

(LOW-POWER COMPLEMENTARY MOS)

DUAL RETRIGGERABLE/RESETTING MONOSTABLE MULTIVIBRATOR



L SUFFIX
 CERAMIC PACKAGE
 CASE 620





P SUFFIX
 PLASTIC PACKAGE
 CASE 648

ORDERING INFORMATION

A Series: -55°C to +125°C
 MC14XXXBAL (Ceramic Package Only)

C Series: -40°C to +85°C
 MC14XXXBCP (Plastic Package)
 MC14XXXBCL (Ceramic Package)

BLOCK DIAGRAM



V_{DD} = Pin 16
 V_{SS} = Pin 1, Pin 8, Pin 15
 R_X and C_X are external components

MC14528B

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

Characteristic	Symbol	V _{DD} Vdc	T _{low} *		25°C			T _{high} *		Unit	
			Min	Max	Min	Typ #	Max	Min	Max		
Output Voltage V _{in} = V _{DD} or 0	"0" Level VOL	5.0	—	0.05	—	0	0.05	—	0.05	Vdc	
		10	—	0.05	—	0	0.05	—	0.05		
		15	—	0.05	—	0	0.05	—	0.05		
	"1" Level VOH	5.0	4.95	—	4.95	5.0	—	4.95	—	Vdc	
		10	9.95	—	9.95	10	—	9.95	—		
		15	14.95	—	14.95	15	—	14.95	—		
Input Voltage (V _O = 4.5 or 0.5 Vdc) (V _O = 9.0 or 1.0 Vdc) (V _O = 13.5 or 1.5 Vdc)	"0" Level V _{IL}	5.0	—	1.5	—	2.25	1.5	—	1.5	Vdc	
		10	—	3.0	—	4.50	3.0	—	3.0		
		15	—	4.0	—	6.75	4.0	—	4.0		
	"1" Level V _{IH}	5.0	3.5	—	3.5	2.75	—	3.5	—	Vdc	
		10	7.0	—	7.0	5.50	—	7.0	—		
		15	11.0	—	11.0	8.25	—	11.0	—		
Output Drive Current (AL Device)	Source IOH	(V _{OH} = 2.5 Vdc)	5.0	-1.2	—	-1.0	-1.7	—	-0.7	—	mAdc
		(V _{OH} = 4.6 Vdc)	5.0	-0.64	—	-0.51	-0.88	—	-0.36	—	
		(V _{OH} = 9.5 Vdc)	10	-1.6	—	-1.3	-2.25	—	-0.9	—	
		(V _{OH} = 13.5 Vdc)	15	-4.2	—	-3.4	-8.8	—	-2.4	—	
		(V _{OL} = 0.4 Vdc)	5.0	0.64	—	0.51	0.88	—	0.36	—	mAdc
	(V _{OL} = 0.5 Vdc)	10	1.6	—	1.3	2.25	—	0.9	—		
Output Drive Current (CL/CP Device)	Source IOH	(V _{OH} = 2.5 Vdc)	5.0	-1.0	—	-0.8	-0.7	—	-0.6	—	mAdc
		(V _{OH} = 4.6 Vdc)	5.0	-0.52	—	-0.44	-0.88	—	-0.36	—	
		(V _{OH} = 9.5 Vdc)	10	-1.3	—	-1.1	-2.25	—	-0.9	—	
		(V _{OH} = 13.5 Vdc)	15	-3.6	—	-3.0	-8.8	—	-2.4	—	
		(V _{OL} = 0.4 Vdc)	5.0	0.52	—	0.44	0.88	—	0.36	—	mAdc
	(V _{OL} = 0.5 Vdc)	10	1.3	—	1.1	2.25	—	0.9	—		
Input Current (AL Device)	I _{in}	15	—	±0.1	—	±0.00001	±0.1	—	±1.0	μAdc	
	Input Current (CL/CP Device)	I _{in}	15	—	±0.3	—	±0.00001	±0.3	—	±1.0	μAdc
		Input Capacitance (V _{in} = 0)	C _{in}	—	—	—	—	5.0	7.5	—	pF
Quiescent Current (AL Device) (Per Package)	I _{DD}	5.0	—	5.0	—	0.005	5.0	—	150	μAdc	
		10	—	10	—	0.010	10	—	300		
		15	—	20	—	0.015	20	—	600		
Quiescent Current (CL/CP Device) (Per Package)	I _{DD}	5.0	—	20	—	0.005	20	—	150	μAdc	
		10	—	40	—	0.010	40	—	300		
		15	—	80	—	0.015	80	—	600		
**Total Supply Current at an external load Capacitance (C _L) and at external timing capacitance (C _X). use the formula —	I _T	—	$I_T(C_L, C_X) = [(C_L + 0.36C_X)V_{DD}f + 2 \times 10^{-8} R_X C_X (V_{DD} - 2)^2] \times 10^{-3}$ where: I _T in μA (per circuit), C _L and C _X in pF, R _X in megohms. V _{DD} in Vdc, f in kHz is input frequency.								


*T_{low} = -55°C for AL Device, -40°C for CL/CP Device.
T_{high} = +125°C for AL Device, +85°C for CL/CP Device.

** The formulas given are for the typical characteristics only at 25°C.

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{DD}. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

PIN ASSIGNMENT



MC14528B

SWITCHING CHARACTERISTICS** (C_L = 50 pF, T_A = 25°C)

Characteristic	Symbol	C _X pF	R _X kΩ	V _{DD} Vdc	Min	Typ #	Max	Unit
Output Rise and Fall Time t _{TLH} , t _{THL} = (1.5 ns/pF) C _L + 25 ns t _{TLH} , t _{THL} = (0.75 ns/pF) C _L + 12.5 ns t _{TLH} , t _{THL} = (0.55 ns/pF) C _L + 9.5 ns	t _{TLH} , t _{THL}	—	—	5.0 10 15	— — —	100 50 40	200 100 80	ns
Turn-Off, Turn-On Delay Time — A or B to Q or \bar{Q} t _{PLH} , t _{PHL} = (1.7 ns/pF) C _L + 240 ns t _{PLH} , t _{PHL} = (0.66 ns/pF) C _L + 87 ns t _{PLH} , t _{PHL} = (0.5 ns/pF) C _L + 65 ns	t _{PLH} , t _{PHL}	15	5.0	5.0 10 15	— — —	325 120 90	650 240 180	ns
Turn-Off, Turn-On Delay Time — A or B to Q or \bar{Q} t _{PLH} , t _{PHL} = (1.7 ns/pF) C _L + 620 ns t _{PLH} , t _{PHL} = (0.66 ns/pF) C _L + 257 ns t _{PLH} , t _{PHL} = (0.5 ns/pF) C _L + 185 ns	t _{PLH} , t _{PHL}	1000	10	5.0 10 15	— — —	705 290 210	— — —	ns
Input Pulse Width — A or B	t _{WH}	15	5.0	5.0 10 15	150 75 55	70 30 30	— — —	ns
	t _{WL}	1000	10	5.0 10 15	— — —	70 30 30	— — —	ns
Output Pulse Width — Q or \bar{Q} (For C _X < 0.01 μF use graph for appropriate V _{DD} level.)	t _W	15	5.0	5.0 10 15	— — —	550 350 300	— — —	ns
Output Pulse Width — Q or \bar{Q} (For C _X > 0.01 μF use formula: t _W = 0.2 R _X C _X Ln (V _{DD} - V _{SS})†	t _W	10,000	10	5.0 10 15	15 10 15	30 50 55	45 90 95	μs
Pulse Width Match between Circuits in the same package	t ₁ - t ₂	10,000	10	5.0 10 15	— — —	6.0 8.0 8.0	25 35 35	%
Reset Propagation Delay — \bar{Reset} to Q or \bar{Q}	t _{PLH} , t _{PHL}	15	5.0	5.0	—	325	600	ns
				10	—	90	225	
		1000	10	5.0	—	1000	—	ns
				10	—	300	—	
				15	—	250	—	
Retrigger Time	t _{rr}	15	5.0	5.0	0	—	—	ns
				10	0	—	—	
				15	0	—	—	
				5.0	0	—	—	ns
				10	0	—	—	
				15	0	—	—	
External Timing Resistance	R _X	—	—	—	5.0	—	1000	kΩ
External Timing Capacitance	C _X	—	—	—	—	No Limits*		μF

† R_X is in Ohms, C_X is in farads, V_{DD} and V_{SS} in volts, PW_{out} in seconds.

* If C_X > 15 μF, Use Discharge Protection Diode D_X, per Fig. 9.

**The formulas given are for the typical characteristics only at 25°C.

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

FUNCTION TABLE

\bar{Reset}	Inputs		Outputs	
	A	B	Q	\bar{Q}
H		H		
H	L			
H		L	Not Triggered	Not Triggered
H	H		Not Triggered	Not Triggered
H	L, H,	H	Not Triggered	Not Triggered
H	L	L, H,	Not Triggered	Not Triggered
	X	X	L	H
	X	X	Not Triggered	Not Triggered

MC14528B

FIGURE 1 – OUTPUT SOURCE CURRENT TEST CIRCUIT




FIGURE 2 – OUTPUT SINK CURRENT TEST CIRCUIT




FIGURE 3 – POWER DISSIPATION TEST CIRCUIT AND WAVEFORMS






FIGURE 4 – AC TEST CIRCUIT




* $C_X = 15 \text{ pF}$
 * $C_L = 15 \text{ pF}$
 $R_X = 5.0 \text{ k}\Omega$

INPUT CONNECTIONS

CHARACTERISTICS	Reset	A	B
$t_{PLH}, t_{PHL}, t_{TLH}, t_{THL}$ t_W	V_{DD}	PG1	V_{DD}
$t_{PLH}, t_{PHL}, t_{TLH}, t_{THL}$ t_W	V_{DD}	V_{SS}	PG2
$t_{PLH(R)}, t_{PHL(R)}, t_W$	PG3	PG1	PG2

*Includes capacitance of probes, wiring, and fixture parasitic.

NOTE: AC test waveforms for PG1, PG2, and PG3 on next page.



MC14528B

FIGURE 5 -- AC TEST WAVEFORMS





FIGURE 6 -- PULSE WIDTH versus C_X



MC14528B

TYPICAL APPLICATIONS

FIGURE 7 — RETRIGGERABLE MONOSTABLES CIRCUITRY




FIGURE 8 — NON-RETRIGGERABLE MONOSTABLES CIRCUITRY




FIGURE 9 — USE OF A DIODE TO LIMIT POWER DOWN CURRENT SURGE




FIGURE 10 — CONNECTION OF UNUSED SECTIONS

