



DESCRIPTION

The 2518 and 32-bit recirculating static shift registers consist of enhancement mode P-channel silicon gate MOS devices integrated on a single monolithic chip. Internal recirculation logic plus TTL/DTL level clock signals are provided for maximum interfacing ease.

BLOCK DIAGRAM



PIN CONFIGURATION



TRUTH TABLE


RECIRCULATE	INPUT	FUNCTION
1	0	Recirculate
1	1	Recirculate
0	0	"0" is Written
0	1	"1" is Written

Data is Read Out when output enable is "low." Output is tri-stated when output enable is "high."

SWITCHING CHARACTERISTICS

PARAMETER	LIMITS		UNIT
	MIN	MAX	
t _{RS} Recirculate set-up time	150		ns
t _{RH} Recirculate hold time	50		ns
t _{DOE} Output enable time		100	ns
t _{DOD} Output disable time		100	ns

TIMING DIAGRAM




DESCRIPTION

The 2519 40-bit recirculating static shift registers consist of enhancement mode P-channel silicon gate MOS devices integrated on a single monolithic chip. Internal recirculation logic plus TTL/DTL level clock signals are provided for maximum interfacing ease.

SWITCHING CHARACTERISTICS

PARAMETER	LIMITS		UNIT
	MIN	MAX	
tRS Recirculate set-up time	150		ns
tRH Recirculate hold time	50		ns
tDOE Output enable time		100	ns
tDOD Output disable time		100	ns

PIN CONFIGURATION




TRUTH TABLE

RECIRCULATE	INPUT	FUNCTION
1	0	Recirculate
1	1	Recirculate
0	0	"0" is Written
0	1	"1" is Written

Data is Read out when output enable is low. Output is tristated when output enable is "high."

TIMING DIAGRAM



BLOCK DIAGRAM

