


# 74AC11286 9-BIT PARITY GENERATOR/CHECKER WITH BUS DRIVER PARITY I/O PORTS


D3165, AUGUST 1988 - REVISED APRIL 1993

## logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 100$ mA
Storage temperature range .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

8961723 0094557 026

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

74AC11286  
**9-BIT PARITY GENERATOR/CHECKER  
 WITH BUS DRIVER PARITY I/O PORTS**

D3165, AUGUST 1988 - REVISED APRIL 1993

**recommended operating conditions**

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	3		5.5	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 3 V	2.1		V
		V <sub>CC</sub> = 4.5 V	3.15		
		V <sub>CC</sub> = 5.5 V	3.85		
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 3 V		0.9	V
		V <sub>CC</sub> = 4.5 V		1.35	
		V <sub>CC</sub> = 5.5 V		1.65	
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 3 V		-4	mA
		V <sub>CC</sub> = 4.5 V		-24	
		V <sub>CC</sub> = 5.5 V		-24	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 3 V		12	mA
		V <sub>CC</sub> = 4.5 V		24	
		V <sub>CC</sub> = 5.5 V		24	
Δt/Δv	Input transition rise or fall rate	0		10	ns/V
T <sub>A</sub>	Operating free-air temperature	-40		85	°C

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	3 V	2.9		2.9		V	
		4.5 V	4.4		4.4			
		5.5 V	5.4		5.4			
	I <sub>OH</sub> = -4 mA	3 V	2.58		2.48			
		4.5 V	3.94		3.8			
		5.5 V	4.94		4.8			
I <sub>OH</sub> = -75 mA†	5.5 V			3.85				
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	3 V		0.1	0.1		V	
		4.5 V		0.1	0.1			
		5.5 V		0.1	0.1			
	I <sub>OL</sub> = 12 mA	3 V		0.36	0.44			
		4.5 V		0.36	0.44			
		5.5 V		0.36	0.44			
I <sub>OL</sub> = 75 mA†	5.5 V			1.65				
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V		±0.5	±5	μA		
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1	±1	μA		
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		8	80	μA		
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		3.5		pF		
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V		8.5		pF		

† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

8961723 0094558 T62



POST OFFICE BOX 655303 \* DALLAS, TEXAS 75265

2-355

**74AC11286**  
**9-BIT PARITY GENERATOR/CHECKER**  
**WITH BUS DRIVER PARITY I/O PORTS**

D3165, AUGUST 1988 - REVISED APRIL 1993

switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ , (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
			MIN	TYP	MAX			
$t_{PLH}$	Any A thru I	PARITY I/O	2.6	10	11.7	2.6	13.1	ns
$t_{PHL}$			3.8	11.6	14.5	3.8	16.1	
$t_{PLH}$	Any A thru I	PARITY ERROR	3	8.5	13.1	3	14.7	ns
$t_{PHL}$			4	10.9	16	4	17.8	
$t_{PLH}$	PARITY I/O	PARITY ERROR	2.2	5.9	7.6	2.2	8.4	ns
$t_{PHL}$			3.4	7.9	10.2	3.4	11.1	
$t_{PZH}$	$\overline{XMIT}$	PARITY I/O	1.8	4.9	6.4	1.8	7	ns
$t_{PZL}$			3.5	9.7	12.8	3.5	13.6	
$t_{PHZ}$	$\overline{XMIT}$	PARITY I/O	3.2	5.4	6.6	3.2	7	ns
$t_{PLZ}$			3.2	5.4	6.7	3.2	7.2	

switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ , (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			MIN	MAX	UNIT
			MIN	TYP	MAX			
$t_{PLH}$	Any A thru I	PARITY I/O	2	5.5	8	2	9	ns
$t_{PHL}$			3.1	6.9	9.1	3.1	10.7	
$t_{PLH}$	Any A thru I	PARITY ERROR	2.5	5.2	8.9	2.5	10	ns
$t_{PHL}$			3.3	6.5	10.7	3.3	12	
$t_{PLH}$	PARITY I/O	PARITY ERROR	1.9	3.9	5.6	1.9	6.2	ns
$t_{PHL}$			2.9	5	7.2	2.9	7.9	
$t_{PZH}$	$\overline{XMIT}$	PARITY I/O	1.4	3.3	4.9	1.4	5.3	ns
$t_{PZL}$			3	5.4	8.3	3	8.9	
$t_{PHZ}$	$\overline{XMIT}$	PARITY I/O	3.1	4.8	6.1	3.1	6.5	ns
$t_{PLZ}$			3	4.6	6	3	6.3	

operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$


PARAMETER		TEST CONDITIONS	TYP	UNIT
$C_{pd}$	Power dissipation capacitance	Outputs enabled	53	pF
		Outputs disabled	46	

8961723 0094559 9T9

**TEXAS**  
**INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT**

TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	2 x $V_{CC}$
$t_{PHZ}/t_{PZH}$	GND



**VOLTAGE WAVEFORMS**



**VOLTAGE WAVEFORMS**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one input transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**