

SPEED/PACKAGE AVAILABILITY PIN CONFIGURATION



8241, 42—A, F, W
82S41, S42—A, F

DESCRIPTION

The 8241 contains four independent gating structures to perform the Exclusive-OR function on two input variables.

The output of the 8241 employs the totem-pole structure characteristic of TTL devices.

The 8242 contains four independent Exclusive-NOR gates which may be used to implement digital comparison functions. The 8242 outputs are bare collector to facilitate implementation of multiple-bit comparisons; a 4-bit comparison is made by connecting the outputs of the four independent gates together.




TRUTH TABLE

	A	B	f
8241/82S41	0	0	0
	1	0	1
	0	1	1
	1	1	0
8242/82S42	0	0	1
	1	0	0
	0	1	0
	1	1	1


SWITCHING CHARACTERISTICS TA=25°C, VCC=5V

PARAMETER	LIMITS								UNIT
	8241		8242		82S41		82S42		
	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	
Propagation Delay									
t _{on} Turn-on time	17	23			7	10	9	14	ns
t _{off} Turn-off time	11	17			7	10	9	14	
Inverting path									
t _{on} Turn-on time			12	20					
t _{off} Turn-off time			14	23					
Non-inverting path									
T _{on} Turn-on time			14	2					
t _{off} Turn-off time			20	28					



LOGIC DIAGRAM



LOGIC DIAGRAM




AC TEST FIGURE



LOGIC

AC TEST FIGURE



TEST TABLE—82S41

	INPUTS							OUTPUTS				
	A0	B0	A1	B1	A2	B2	A3	B3	F0	F1	F2	F3
	0	0	PG	1	0	0	0	0		T		
	0	0	1	PG	0	0	0	0		T		
3	PG	1	0	0	0	0	0	0		T		
	1	PG	0	0	0	0	0	0		T		
5	0	0	0	0	1	PG	0	0		T		
6	0	0	0	0	PG	1	0	0		T		
7	0	0	0	0	0	0	1	PG		T		
8	0	0	0	0	0	0	0	PG	1		T	

"1" = 2.7V, "0" = GROUND

TEST TABLE—82S42



TEST #	INPUTS								OUTPUTS			
	A0	B0	A1	B1	A2	B2	A3	B3	F0	F1	F2	F3
1	0	0	PG	1	0	0	0	0		T		
2	0	0	1	PG	0	0	0	0		T		
3	PG	1	0	0	0	0	0	0		T		
4	1	PG	0	0	0	0	0	0		T		
5	0	0	0	0	1	PG	0	0		T		
6	0	0	0	0	PG	1	0	0		T		
7	0	0	0	0	0	0	1	PG		T		
8	0	0	0	0	0	0	PG	1		T		

"1" = 2.7V, "0" = GROUND



NOTE

- AC test jigs must not have any switches.
- AC test jigs must have less than 1/8 inch lead length from package pins.

PROPAGATION DELAY WAVEFORMS



TYPICAL APPLICATIONS



8-BIT POSITION SCALER

DESCRIPTION


The 8243 8-Bit Position Scaler is an MSI array of approximately 70 gate complexity. The primary function of the 8243 is to scale (or shift) data bit positions by a selection of a 3-bit binary selector code.

The most significant bit input (I_7) may be shifted 8 positions to the least significant bit output (O_0). At zero shift, or scale select, all eight input data bits are transferred and inverted to their respective outputs, (I_0 to O_0 , I_1 to O_1 , I_2 to O_2 , etc.) At a shift, or scale select, of one, each input bit (I_n) will shift to the next lower output bit (O_{n-1}). See truth table for other shift codes.

The 8243's advantages over shift registers are the speed of operation and lower complexity of external logic required to effect a scale function. The speed of the 8243 Scaler is a function of gate propagation delays—the speed of equivalent shift registers is the time for clock periods plus the propagation delay to effect a scale function.

The 8243 is provided with open collector outputs to provide expansion to larger scaling functions. Data input logic zero loading is reduced to less than $-100\mu A$ when the unit is disabled.

PIN CONFIGURATION




TRUTH TABLE

INHIBIT	ENABLE 1 & 2	S ₀	S ₁	S ₂	O ₀	O ₁	O ₂	O ₃	O ₄	O ₅	O ₆	O ₇
0	1	0	0	0	\bar{I}_0	\bar{I}_1	\bar{I}_2	\bar{I}_3	\bar{I}_4	\bar{I}_5	\bar{I}_6	\bar{I}_7
0	1	1	0	0	\bar{I}_1	\bar{I}_2	\bar{I}_3	\bar{I}_4	\bar{I}_5	\bar{I}_6	\bar{I}_7	1
0	1	0	1	0	\bar{I}_2	\bar{I}_3	\bar{I}_4	\bar{I}_5	\bar{I}_6	\bar{I}_7	1	1
0	1	1	1	0	\bar{I}_3	\bar{I}_4	\bar{I}_5	\bar{I}_6	\bar{I}_7	1	1	1
0	1	0	0	1	\bar{I}_4	\bar{I}_5	\bar{I}_6	\bar{I}_7	1	1	1	1
0	1	1	0	1	\bar{I}_5	\bar{I}_6	\bar{I}_7	1	1	1	1	1
0	1	0	1	1	\bar{I}_6	\bar{I}_7	1	1	1	1	1	1
0	1	1	1	1	\bar{I}_7	1	1	1	1	1	1	1
1	X	X	X	X	1	1	1	1	1	1	1	1
X	0	X	X	X	1	1	1	1	1	1	1	1

X indicates either logic "1" or logic "0" may be present.

LOGIC

LOGIC DIAGRAM



SWITCHING CHARACTERISTICS $T_A = 25^\circ\text{C}$ and $V_{CC} = 5.0\text{V}$

PARAMETER	TEST CONDITIONS	LIMITS		UNIT
		TYP	MAX	
Propagation delay	$I_n, S_0, S_1, S_2,$ Enable 1 & 2 Inhibit = 10mA	20	32	ns
Data in				
Select S_n		30	40	
Inhibit		25	35	
Enable 1 & 2		30	45	

NOTES
 I_n "O" threshold 0.7 volts for 8243.

AC TEST TABLES





SCALE FACTOR	OUTPUTS							
	1	2	3	4	5	6	7	
0	A	B	C	D	E	F	G	SCALE RIGHT
1	1	A	B	C	D	E	F	
2	1	1	A	B	C	D	E	SCALE = 0 AROUND = 0
3	1	1	1	A	B	C	D	
4	1	1	1	1	A	B	C	
5	1	1	1	1	1	A	B	
6	1	1	1	1	1	1	A	
7	1	1	1	1	1	1	1	

SCALE FACTOR	OUTPUTS							
	1	2	3	4	5	6	7	
0	A	B	C	D	E	F	G	SCALE LEFT
1	B	C	D	E	F	G	1	
2	C	D	E	F	G	1	1	SCALE = 1 AROUND = 0
3	D	E	F	G	1	1	1	
4	E	F	G	1	1	1	1	
5	F	G	1	1	1	1	1	
6	G	1	1	1	1	1	1	
7	1	1	1	1	1	1	1	

SCALE FACTOR	OUTPUTS							
	1	2	3	4	5	6	7	
0	A	B	C	D	E	F	G	SCALE RIGHT
1	G	A	B	C	D	E	F	
2	F	G	A	B	C	D	E	SCALE = 0 AROUND = 1
3	E	F	G	A	B	C	D	
4	D	E	F	G	A	B	C	
5	C	D	E	F	G	A	B	
6	B	C	D	E	F	G	A	
7	A	B	C	D	E	F	G	

SCALE FACTOR	OUTPUTS							
	1	2	3	4	5	6	7	
0	A	B	C	D	E	F	G	SCALE LEFT
1	B	C	D	E	F	G	A	
2	C	D	E	F	G	A	B	SCALE = 1 AROUND = 1
3	D	E	F	G	A	B	C	
4	E	F	G	A	B	C	D	
5	F	G	A	B	C	D	E	
6	G	A	B	C	D	E	F	
7	A	B	C	D	E	F	G	

AC TEST FIGURE AND WAVEFORMS



TRUTH TABLE FOR ARRAY EXPANSION

SCALE ADDRESS			8243-1								8243-2							
MSB	LSB		B ₀	B ₁	B ₂	B ₃	B ₄	B ₅	B ₆	B ₇	B ₇	B ₈	B ₉	B ₁₀	B ₁₁	B ₁₂	B ₁₃	B ₁₄
0	0	0	\bar{A}_0	\bar{A}_1	\bar{A}_2	\bar{A}_3	\bar{A}_4	\bar{A}_5	\bar{A}_6	\bar{A}_7	\bar{A}_7	1	1	1	1	1	1	1
0	0	1	1	\bar{A}_0	\bar{A}_1	\bar{A}_2	\bar{A}_3	\bar{A}_4	\bar{A}_5	\bar{A}_6	\bar{A}_6	\bar{A}_7	1	1	1	1	1	1
0	1	0	1	1	\bar{A}_0	\bar{A}_1	\bar{A}_2	\bar{A}_3	\bar{A}_4	\bar{A}_5	\bar{A}_5	\bar{A}_6	\bar{A}_7	1	1	1	1	1
0	1	1	1	1	\bar{A}_0	\bar{A}_1	\bar{A}_2	\bar{A}_3	\bar{A}_4	\bar{A}_5	\bar{A}_4	\bar{A}_5	\bar{A}_6	\bar{A}_7	1	1	1	1
1	0	0	1	1	1	1	\bar{A}_0	\bar{A}_1	\bar{A}_2	\bar{A}_3	\bar{A}_3	\bar{A}_4	\bar{A}_5	\bar{A}_6	\bar{A}_7	1	1	1
1	0	1	1	1	1	1	1	\bar{A}_0	\bar{A}_1	\bar{A}_2	\bar{A}_2	\bar{A}_3	\bar{A}_4	\bar{A}_5	\bar{A}_6	\bar{A}_7	1	1
1	1	0	1	1	1	1	1	1	\bar{A}_0	\bar{A}_1	\bar{A}_1	\bar{A}_2	\bar{A}_3	\bar{A}_4	\bar{A}_5	\bar{A}_6	\bar{A}_7	1
1	1	1	1	1	1	1	1	1	1	\bar{A}_0	\bar{A}_0	\bar{A}_1	\bar{A}_2	\bar{A}_3	\bar{A}_4	\bar{A}_5	\bar{A}_6	\bar{A}_7

10101

TYPICAL APPLICATIONS

