
SP724 Series 3pF 8kV Diode Array






Additional Information



Functional Block Diagram



Notes:

- 1. The design of the SP724 SCR/Diode ESD Protection Arrays are covered by Littelfuse patent 4567500.
- 2. The full ESD capability of the SP724 is achieved when wired in a circuit that includes connection to both the V+ and V- pins. When handling individual devices, follow proper procedures for electrostatic discharge.

Life Support Note:

Not Intended for Use in Life Support or Life Saving Applications The products shown herein are not designed for use in life sustain

The products shown herein are not designed for use in life sustaining or life saving applications unless otherwise expressly indicated.



Description

The SP724 is a quad array of transient voltage clamping circuits designed to suppress ESD and other transient over-voltage events. The SP724 is used to help protect sensitive digital or analog input circuits on data, signal, or control lines operating on power supplies up to 20VDC.

The SP724 is comprised of bipolar SCR/diode structures to protect up to four independent lines by clamping transients of either polarity to the power supply rails. The SP724 offers very low leakage (1nA Typical) and low input capacitance (3pF Typical). Additionally, the SP724 is rated to withstand the IEC 61000-4-2 ESD specification for both contact and air discharge methods to level 4.

The SP724 is connected to the sensitive input line and its associated power supply lines. Clamping action occurs during the transient pulse, turning on the diode and fast triggering SCR structures when the voltage on the input line exceeds one V_{BE} threshold above the V+ supply (or one VBE threshold below the V- supply). Therefore, the SP724P operation is unaffected by poor power supply regulation or voltage fluctuations within its operating range.


Features & Benefits

- An Array of 4 SCR/Diode Pairs in 6-Lead SOT-23
- ESD Capability per HBM Standards
 - IEC 61000-4-2, Direct Discharge 8kV (Level 4)
 - IEC 61000-4-2, Air Discharge 15kV (Level 4)
 - MIL STD 3015.7 >8kV
- Input Protection for Applications with Power Supplies Up to +20V (Single-Ended Voltage), and ±10V (Differential Voltage)
- Peak Current Capability
 - IEC 61000-4-5 (8/20µs) ±3A
 - Single Pulse, 100µs Pulse Width ±2.2A
- Low Input Leakage 1nA Typical
- Low Input Capacitance 3pF Typical
- Operating Temperature Range -40°C to 105°C

Applications

- Microprocessor/Logic Input Protection
- Data Bus Protection
- Analog Device Input Protection
- Voltage Clamp

Pinout



Absolute Maximum Ratings

Parameter	Rating	Units
Continuous Supply Voltage, (V+) - (V-)	+20	V
Forward Peak Current, I_{IN} to V_{CC} , GND (Refer to Figure 5)	±2.2, 100µs	А

Caution: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Note: ESD Ratings and Capability - See Figure 1, Table 1

Thermal Information

Parameter	Rating	Units
Thermal Resistance (Typical, Note 3)	$\theta_{_{JA}}$	°C/W
SOT Package	220	°C/W
Maximum Storage Temperature Range	-65 to 150	°C
Maximum Junction Temperature	150	°C
Maximum Lead Temperature (Soldering 20-40s) (SOT - Lead Tips Only)	260	°C

Note: $\theta_{\mbox{\tiny JA}}$ is measured with the component mounted on an evaluation PC board in free air.

Electrical Characteristics $T_A = -40^{\circ}$ C to 105° C, $V_{IN} = 0.5V_{cc}$, Unless Otherwise Specified

Parameter	Symbol	Test Conditions	Min	Тур	Мах	Units
Operating Voltage Range, $V_{SUPPLY} = [(V+) - (V-)]$ (Notes 4, 5)	V		1	-	20	V
Forward Voltage Drop						
Forward Voltage Drop						
IN to V-	V _{FWDL}	I _{IN} = 1A (Peak Pulse)	-	2	-	V
IN to V+	V _{FWDH}		-	2	-	V
Input Leakage Current	I _{IN}		-10	1	10	nA
Quiescent Supply Current		V+ = 20V, V- = GND	-	-	100	nA
Equivalent SCR ON Threshold		(Note 6)	-	1.1	-	V
Equivalent SCR ON Resistance		V _{FWD} /I _{FWD} (Note 6)	-	1.0	-	Ω
Input Capacitance	CIN		-	3	-	pF

Notes:


4. In automotive and other battery charging systems, the SP724 power supply lines should be externally protected for load dump and reverse battery. When the V+ and V- Pins are connected to the same supply voltage source as the device or control line under protection, a current limiting resistor should be connected in series between the external supply and the SP724 supply pins to limit reverse battery current to within the rated maximum limits.

5. Bypass capacitors of typically 0.01µF or larger should be connected closely between the V+ and V- Pins for all applications.

6. Refer to the Figure 3 graph for definitions of equivalent "SCR ON Threshold" and "SCR ON Resistance". These characteristics are given here for information to determine peak current and dissipation under EOS conditions.

Typical Application of the SP724

Application as an Input Clamp for Over-voltage, Greater than $1V_{_{BE}}$ Above V+ or less than -1V_ $_{_{BE}}$ below V-)





ESD Capability

ESD rating is dependent on the defined test standard. The evaluation results for various test standards and methods based on Figure 1 are shown in Table 1.3

The SP724 has a Level 4 rating when tested to the IEC 61000-4-2 Human Body Model (HBM) standard and connected in a circuit in which the V+ and V- pins have a return path to ground. Level 4 specifies a required capability greater than 8kV for direct discharge and greater than 15kV for air discharge.

The "Modified" MIL-STD-3015.7 condition is defined as an "in-circuit" method of ESD testing, the V+ and V- pins have a return path to ground. The SP724 ESD capability is greater than 8kV with 100pF discharged through $1.5k\Omega$. By strict definition of the standard MIL-STD-3015.7 method using "pin-to-pin" device testing, the ESD voltage capability is greater than 2kV.

For the SP724 EIAJ IC121 Machine Model (MM) standard, the ESD capability is typically greater than 1.8kV with 200pF discharged through $0k\Omega$.

The Charged Device model is based upon the self-capacitance of the SOT-23 package through $0k\Omega$.

Figure 1: Electrostatic Discharge Test




Table 1: **ESD** Test Conditions


Standard	Type/Mode	R _D	C _D	$\pm V_{\rm D}$	
IEC 61000-4-2	HBM, Air Discharge	330 Ω	150pF	15kV	
(Level 4)	HBM, Direct Discharge	330 Ω	150pF	8kV	
MII-STD-3015.7	Modified HBM	1.5k Ω	100pF	8kV †	
IVIIE-51D-3015.7	Standard HBM	1.5k Ω	100pF	2kV	
EIAJ IC121	Machine Model	0k Ω	200pF	400V	
US ESD DS 5.3	Charged Device Model	0k Ω	NA	3kV	
†Upper limit of laboratory test set.					

Low Current SCR Forward Voltage Drop Curve 200 T_A = 25°C SINGLE PULSE (mA) 160 FORWARD SCR CURRENT 120 80 40 0 1200 600 1000 800

FORWARD SCR VOLTAGE DROP (mV)

Figure 2:

Figure 3: High Current SCR Forward Voltage Drop Curve



Peak Transient Current Capability for Long Duration Surges

The peak transient current capability is inversely proportional to the width of the current pulse. Testing was done to fully evaluate the SP724's ability to withstand long duration current pulses using the circuit of Figure 4. Figure 5 shows the point of overstress as defined by increased leakage in excess of the data sheet published limits. The safe operating range of the transient peak current should be limited to no more than 75% of the measured overstress level for any given pulse width as shown in the curve of Figure 5.

The test circuit of Figure 4 is shown with a positive pulse input. For a negative pulse input, the (-) current pulse input goes to an SP724 'IN' input pin and the (+) current pulse input goes to the SP724 V- pin. The V+ to V- supply of the SP724 must be allowed to float. (i.e., It is not tied to the ground reference of the current pulse generator.)

Note that two input pins of the SP724 may be paralleled to improve current (and ESD) capability. The sustained peak current capability is increased to nearly twice that of a single pin.





Figure 4: Typical SP724 Peak Current Test Circuit with a Variable Pulse Width Input Figure 5: SP724 Typical Nonrepetitive Peak Current Pulse Capability Showing the Measured Point of Overstress in Amperes vs pulse width time in milliseconds



t_P ₄

Critical Zone TL to TP

Ramp-down


Time -

SP724 Series 3pF 8kV Diode Array


Reflow Con	dition	Pb – Free assembly
	- Temperature Min (T _{s(min)})	150°C
Pre Heat	- Temperature Max (T _{s(max)})	200°C
	-Time (min to max) (t _s)	60 – 180 secs
Average ran peak	np up rate (Liquidus) Temp (T_L) to	5°C/second max
T _{S(max)} to T _L -	Ramp-up Rate	5°C/second max
Reflow	- Temperature (T _L) (Liquidus)	217°C
Renow	- Temperature (t _L)	60 – 150 seconds
Peak Tempe	rature (T _P)	260+0/-5 °C
Time within	5°C of actual peak Temperature (t _p)	20 – 40 seconds
Ramp-dowr	n Rate	5°C/second max
Time 25°C t	o peak Temperature (T _P)	8 minutes Max.
Do not exce	ed	260°C

Soldering Parameters

Package Dimensions - Small Outline Transistor Plastic Packages (SOT23-6)



Recommended Solder Pad Layout



Package	SOT23-6					
Pins	6					
JEDEC	MO-178					
	Millin	neters	Inc	Notes		
	Min	Max	Min	Max	110100	
Α	0.900	1.450	0.035	0.057	-	
A1	0.000	0.150	0.000	0.006	-	
A2	0.900	1.300	0.035	0.051	-	
b	0.350	0.500	0.0138	0.0196	-	
С	0.080	0.220	0.0031	0.009	-	
D	2.800	3.000	0.11	0.118	3	
Е	2.600	3.000	0.102	0.118	-	
E1	1.500	1.750	0.06	0.069	3	
е	0.95 Ref		0.0374 ref		-	
e1	1.9 Ref		0.0748 Ref		-	
L	0.100	0.600	0.004	0.023	4,5	
Ν	6		6		6	
а	0°	10°	0°	10°	-	
М		2.590		0.102	-	
0		0.690		.027 TYP	-	
Р		0.990		.039 TYP	-	
R		0.950		0.038	-	

Notes:

 Notes:

 1. Dimensioning and tolerances per ANSI 14.5M-1982.

 2. Package conforms to EIAJ SC-74 (1992).

 3. Dimensions D and E1 are exclusive of mold flash, protrusions, or gate burs.

 4. Footlenth L measured at reference to seating plane.


 5. "I" is the length of flat foot surface for soldering to substrate.

 6. "N" is the number of terminal positions.

 7. Controling dimension: MILLIMETER. Converted inch dimensions are not nece
 Controling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.



Part Numbering System



Product Characteristics

Lead Plating	Matte Tin
Lead Material	Copper Alloy
Lead Coplanarity	0.004 inches (0.102mm)
Substitute Material	Silicon
Body Material	Molded Epoxy
Flammability	UL 94 V-0

Notes:

1. All dimensions are in millimeters

Dimensions include solder plating.
Dimensions are exclusive of mold flash & metal burr.


Blo is facing up for mold and facing down for trim/form, i.e. reverse trim/form.
Package surface matte finish VDI 11-13.

Ordering Information

Part Number	Temp. Range (°C)	Package	Marking	Min. Order Qty.
SP724AHTG	-40 to 105	Tape and Reel	724G	3000

Embossed Carrier Tape & Reel Specification - SOT23-6

8mm TAPE AND REEL



Disclaimer Notice - Information furnished is believed to be accurate and reliable. However, users should independently evaluate the suitability of and test each product selected for their own applications. Littelfuse products are not designed for, and may not be used in, all applications. Read complete Disclaimer Notice at www.littelfuse.com/disclaimer-electronics.

