

# KFM1216Q2B

## 512Mb MuxOneNAND B-die

**INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE.**

**NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE,**

**TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED**

**ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.**

1. For updates or additional information about Samsung products, contact your nearest Samsung office.
2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

**MuxOneNAND™**, is a trademark of Samsung Electronics Company, Ltd. Other names and brands may be claimed as the property of their rightful owners.

\* Samsung Electronics reserves the right to change products or specification without notice.

## Revision History

### Document Title

**MuxOneNAND**

### Revision History

| <u>Revision No.</u> | <u>History</u>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | <u>Draft Date</u> | <u>Remark</u> |
|---------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------|---------------|
| 0.0                 | 1. Initial issue.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Aug. 29, 2006     | Advanced      |
| 1.0                 | 1. Corrected errata<br>2. Chapter 3.1 : added comments on Note 4)<br>3. Chapter 3.3 : revised Start Block Address value at Hot reset into N/A.<br>4. Chapter 3.4.4 & 3.11 & 3.12 & 3.13.1 & 3.13.3 : revised flow charts of 'Data protection operation' & 'All block unlock operation' & 'Program operation' & 'Copy-back program operation' & 'Block erase operation' & 'Multi-block erase verify read'.<br>5. Chapter 3.5 & 6.18 : corrected data protection explanation during power-down.<br>6. Chapter 3.6 & 3.8 & 3.9.5 : deleted ECC error check step on load operation<br>7. Chapter 3.9 : corrected start address restriction of DataRAMs.<br>8. Chapter 3.9.1 : deleted data sequence table.<br>9. Chapter 5.9 : added notes and tINTW parameter.<br>10. Chapter 6.12 & 6.13 : revised timing diagram.<br>11. Chapter 7.1 & 7.1.2 : added the case table of INT type and comment regarding INT pin connection when unused.                                                                                                                                                                                                                                                                                                                                                                                                    | Jan. 15, 2007     | Final         |
| 1.1                 | 1. Corrected errata.<br>2. Chapter 1.2 Ordering Information revised.<br>3. Chapter 1.4 Product Features revised(@1.8V deleted).<br>4. Chapter 2.8.21 Controller Status Register Output Modes revised.<br>5. Chapter 2.8.23 Start Block Address Register revised.<br>6. Chapter 2.8.26 ECC Status Register revised.<br>7. Chapter 3.3 Reset Mode Operation revised.<br>8. Chapter 3.3.1 Cold Reset Mode Operation revised.<br>9. Chapter 3.4.4 Data Protection Operation Flow Diagram and All Block Unlock Flow Diagram revised.<br>10. Chapter 3.5 Data Protection During Power Down Operation revised.<br>11. Chapter 3.6 Load Operation Flow Chart Diagram revised.<br>12. Chapter 3.8 Cache Read Operation Flow Chart revised.<br>13. Chapter 3.9.5 Handshaking Operation During Synchronous Burst Block Read Mode revised.<br>14. Chapter 3.12.1 Copy-Back Program Operation with Random Data Input revised.<br>15. Chapter 3.13.2 Multi-Block Erase Operation revised.<br>16. Chapter 5.4 AC Characteristics for Synchronous Burst Read revised.<br>17. Chapter 5.8 AC Characteristics for Burst Write Operation revised.<br>18. Chapter 5.9 AC Characteristics for Load/Program/Erase Performance revised.<br>19. Chapter 6.14 Cold Reset Timing revised.<br>20. Chapter 7.1.2 Polling the Interrupt Register Status Bit revised. | Aug. 13, 2007     | Final         |
| 1.2                 | 1. Chapter 5.9 AC Characteristics for Load/Program/Erase Performance revised.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | Sep. 06. 2007     | Final         |

## 1.0 INTRODUCTION

This specification contains information about the Samsung Electronics Company MuxOneNAND™, Flash memory product family. Section 1.0 includes a general overview, revision history, and product ordering information.

Section 2.0 describes the MuxOneNAND device. Section 3.0 provides information about device operation. Electrical specifications and timing waveforms are in Sections 4.0 through 6.0. Section 7.0 provides additional application and technical notes pertaining to use of the MuxOneNAND. Package dimensions are found in Section 8.0

| Density | Part No.        | Vcc(core & IO)   | Temperature | PKG        |
|---------|-----------------|------------------|-------------|------------|
| 512Mb   | KFM1216Q2B-DEBx | 1.8V(1.7V~1.95V) | Extended    | 63FBGA(LF) |

## 1.1 Flash Product Type Selector

Samsung offers a variety of Flash solutions including NAND Flash, MuxOneNAND™ and NOR Flash. Samsung offers Flash products both component and a variety of card formats including RS-MMC, MMC, CompactFlash, and SmartMedia.

To determine which Samsung Flash product solution is best for your application, refer the product selector chart.

| Application Requires   | Samsung Flash Products       |                   |     |
|------------------------|------------------------------|-------------------|-----|
|                        | NAND                         | MuxOneNAND™       | NOR |
| Fast Random Read       |                              |                   | •   |
| Fast Sequential Read   | •                            | •                 |     |
| Fast Write/Program     | •                            | •                 |     |
| Multi Block Erase      |                              | • (Max 64 Blocks) | •   |
| Erase Suspend/Resume   |                              | •                 | •   |
| Copyback               | • (EDC)                      | • (ECC)           |     |
| Lock/Unlock/Lock-Tight |                              | •                 | •   |
| ECC                    | External (Hardware/Software) | Internal          | X   |
| Scalability            | •                            | •                 |     |

**Decoding Diagram:**

- K**: Samsung MuxOneNAND Memory
- F**: Device Type (M: Single Chip)
- M**: Density (12: 512Mb)
- 12**: Organization (x16 Organization)
- 16**: Operating Voltage Range (Q: 1.8V(1.7 V to 1.95V))
- Q**: Operating Voltage Range
- 2**: Operating Voltage Range
- B**: Product Line desinator (B: Include Bad Block, D: Daisy Sample)
- : Product Line desinator
- D**: Operating Temperature Range (E = Extended Temp. (-30 °C to 85 °C))
- E**: Operating Temperature Range
- X**: Package (D: FBGA(Lead Free))
- X**: Package

## 1.4 Product Features

### Device Architecture

- Design Technology: B die
- Supply Voltage: 1.8V (1.7V ~ 1.95V)
- Host Interface: 16 bit
- 5KB Internal BufferRAM: 1KB BootRAM, 4KB DataRAM
- SLC NAND Array: (2K+64)B Page Size, (128K+4K)B Block Size

### Device Performance

- Host Interface Type:
  - Synchronous Burst Read
    - Up to 83MHz clock frequency
    - Linear Burst 4-, 8-, 16-, 32-words with wrap around
    - Continuous 1K words Sequential Burst
  - Synchronous Burst Block Read
    - Up to 83MHz clock frequency
    - Linear Burst 4-, 8-, 16-, 32-, 1K-words with no-wrap
    - Continuous (1K words) 64 Page Sequential Burst
  - Synchronous Write
    - Up to 83MHz clock frequency
    - Linear Burst 4-, 8-, 16-, 32-, 1K-words with wrap around
    - Continuous 1K words Sequential Burst
  - Asynchronous Random Read
    - 76ns access time
  - Asynchronous Random Write
    - Latency 3,4(Default),5,6 and 7.
    - 1~40Mhz : Latency 3 available
    - 1~66Mhz : Latency 4,5,6 and 7 available
    - Over 66Mhz : Latency 6,7 available.
- Programmable Burst Read Latency:
  - Up to 4 sectors using Sector Count Register
  - Cold/Warm/Hot/NAND Flash Core Resets
  - up to 64 Blocks
  - Typical Power,
    - Standby current : 10uA
    - Synchronous Burst Read current(66/83MHz) : 15/20mA
    - Synchronous Burst Write current(66/83MHz) : 15/20mA
    - Load current : 30mA
    - Program current : 25mA
    - Erase current : 20mA
    - Multi Block Erase current : 20mA
- Multiple Sector Read/Write:
- Multiple Reset Modes:
- Multi Block Erase:
- Low Power Dissipation:
  - Endurance : 100K Program/Erase Cycles
  - Data Retention : 10 Years
- Reliable CMOS Floating-Gate Technology

### System Hardware

- Voltage detector generating internal reset signal from Vcc
- Hardware reset input (RP)
- Data Protection Modes
  - Write Protection for BootRAM
  - Write Protection for NAND Flash Array
  - Write Protection during power-up
  - Write Protection during power-down
  - 1st block OTP
- User-controlled One Time Programmable(OTP) area
- Internal 2bit EDC / 1bit ECC
- Internal Bootloader supports Booting Solution in system
- Handshaking Feature
  - INT pin indicates Ready / Busy
  - Polling the interrupt register status bit
  - by ID register
- Detailed chip information

### Packaging

- 512Mb products 63ball, 9.5mm x 12.0mm x max 1.0mm, 0.8mm ball pitch FBGA

## **1.5 General Overview**

MuxOneNAND™ is a monolithic integrated circuit with a NAND Flash array using a NOR Flash interface. This device includes control logic, a NAND Flash array, and 5KB of internal BufferRAM. The BufferRAM reserves 1KB for boot code buffering (BootRAM) and 4KB for data buffering (DataRAM), split between 2 independent buffers. It has a x16 Host Interface and a random access time speed of ~76ns.

The device operates up to a maximum host-driven clock frequency of 66MHz / 83MHz for synchronous reads at Vcc(or Vccq. Refer to chapter 4.2) with minimum 4-clock (66MHz) / 6-clock (83MHz) latency. Below 40MHz it is accessible with minimum 3-clock latency. Appropriate wait cycles are determined by programmable read latency.

MuxOneNAND provides for multiple sector read operations by assigning the number of sectors to be read in the sector counter register. The device includes one block-sized OTP (One Time Programmable) area and user-controlled 1st block OTP(Block 0) that can be used to increase system security or to provide identification capabilities.

The attached datasheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions about device. If you have any questions, please contact the SAMSUNG branch office near you.

## **2.0 DEVICE DESCRIPTION**

---

### **2.1 Detailed Product Description**

The MuxOneNAND is an advanced generation, high-performance NAND-based Flash memory.

It integrates on-chip a single-level-cell (SLC) NAND Flash Array memory with two independent data buffers, boot RAM buffer, a page buffer for the Flash array, and a one-time-programmable block.

The combination of these memory areas enable high-speed pipelining of reads from host, BufferRAM, Page Buffer, and NAND Flash Array.

Clock speeds up to 66MHz / 83MHz with a x16 wide I/O yields a 108MByte/second bandwidth.

The MuxOneNAND also includes a Boot RAM and boot loader. This enables the device to efficiently load boot code at device startup from the NAND Array without the need for off-chip boot device.

One block of the NAND Array is set aside as an OTP memory area, and 1st Block (Block 0) can be used as OTP area. This area, available to the user, can be configured and locked with secured user information.

On-chip controller interfaces enable the device to operate in systems without NAND Host controllers.


## 2.2 Definitions

|                       |                                                                                                                                                                                                                                                                                                                                                                                                                         |
|-----------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| B (capital letter)    | Byte, 8bits                                                                                                                                                                                                                                                                                                                                                                                                             |
| W (capital letter)    | Word, 16bits                                                                                                                                                                                                                                                                                                                                                                                                            |
| b (lower-case letter) | Bit                                                                                                                                                                                                                                                                                                                                                                                                                     |
| ECC                   | Error Correction Code                                                                                                                                                                                                                                                                                                                                                                                                   |
| Calculated ECC        | ECC that has been calculated during a load or program access                                                                                                                                                                                                                                                                                                                                                            |
| Written ECC           | ECC that has been stored as data in the NAND Flash array or in the BufferRAM                                                                                                                                                                                                                                                                                                                                            |
| BufferRAM             | On-chip internal buffer consisting of BootRAM and DataRAM                                                                                                                                                                                                                                                                                                                                                               |
| BootRAM               | A 1KB portion of the BufferRAM reserved for Boot Code buffering                                                                                                                                                                                                                                                                                                                                                         |
| DataRAM               | A 4KB portion of the BufferRAM reserved for Data buffering                                                                                                                                                                                                                                                                                                                                                              |
| Sector                | Part of a Page of which 512B is the main data area and 16B is the spare data area.<br>It is also the minimum Load/Program/Copy-Back Program unit during a 1~4 sector operation is available.                                                                                                                                                                                                                            |
| Data unit             | Possible data unit to be read from memory to BufferRAM or to be programmed to memory.<br><ul style="list-style-type: none"> <li>- 528B of which 512B is in main area and 16B in spare area</li> <li>- 1056B of which 1024B is in main area and 32B in spare area</li> <li>- 1584B of which 1536B is in main area and 48B in spare area</li> <li>- 2112B of which 2048B is in main area and 64B in spare area</li> </ul> |



## 2.3 Pin Configuration

### 2.3.1 512Mb Product (KFM1216Q2B)



(TOP VIEW, Balls Facing Down)

63ball FBGA MuxOneNAND Chip

63ball, 9.5mm x 12mm x max 1.0mm, 0.8mm ball pitch FBGA


## 2.4 Pin Description

| Pin Name              | Type | Name and Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|-----------------------|------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>Host Interface</b> |      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| ADQ15~ADQ0            | I/O  | <b>Multiplexed Address/Data bus</b><br>- Inputs for addresses during read operation, which are for addressing BufferRAM & Register.<br>- Inputs data during program and commands for all operations, outputs data during memory array/register read cycles.<br>Data pins float to high-impedance when the chip is deselected or outputs are disabled.                                                                                                                                                                  |
| INT                   | O    | <b>Interrupt</b><br>Notifies the Host when a command is completed. After power-up, it is at hi-z condition. Once IOBE is set to 1, it does not float to hi-z condition even when $\overline{CE}$ is disabled or $\overline{OE}$ is disabled.                                                                                                                                                                                                                                                                           |
| RDY                   | O    | <b>Ready</b><br>Indicates data valid in synchronous read modes and is activated while $\overline{CE}$ is low.<br>RDY pin may not be used in Non-Handshaking Mode. (Refer to Chapter 7.1)                                                                                                                                                                                                                                                                                                                               |
| CLK                   | I    | <b>Clock</b><br>CLK synchronizes the device to the system bus frequency in synchronous read mode.<br>The first rising edge of CLK in conjunction with $\overline{AVD}$ low latches address input.                                                                                                                                                                                                                                                                                                                      |
| $\overline{WE}$       | I    | <b>Write Enable</b><br>$\overline{WE}$ controls writes to the bufferRAM and registers. Data is latched on the $\overline{WE}$ pulse's rising edge                                                                                                                                                                                                                                                                                                                                                                      |
| $\overline{AVD}$      | I    | <b>Address Valid Detect</b><br>Indicates valid address presence on address inputs. During asynchronous read operation, all addresses are latched on $\overline{AVD}$ 's rising edge, and during synchronous read operation, all addresses are latched on CLK's rising edge while $\overline{AVD}$ is held low for one clock cycle.<br>> Low : for asynchronous mode, indicates valid address ;for burst mode,<br>causes starting address to be latched on rising edge on CLK<br>> High : device ignores address inputs |
| $\overline{RP}$       | I    | <b>Reset Pin</b><br>When low, $\overline{RP}$ resets internal operation of MuxOneNAND. $\overline{RP}$ status is don't care during power-up and bootloading.<br>When high, RP level must be equivalent to Vcc-IO / Vccq level.                                                                                                                                                                                                                                                                                         |
| $\overline{CE}$       | I    | <b>Chip Enable</b><br>$\overline{CE}$ -low activates internal control logic, and $\overline{CE}$ -high deselects the device, places it in standby state, and places A/DQ in Hi-Z                                                                                                                                                                                                                                                                                                                                       |
| $\overline{OE}$       | I    | <b>Output Enable</b><br>$\overline{OE}$ -low enables the device's output data buffers during a read cycle.                                                                                                                                                                                                                                                                                                                                                                                                             |
| <b>Power Supply</b>   |      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| Vcc-Core / Vcc        |      | <b>Power for MuxOneNAND Core</b><br>This is the power supply for MuxOneNAND Core.                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| Vcc-IO / Vccq         |      | <b>Power for MuxOneNAND I/O</b><br>This is the power supply for MuxOneNAND I/O<br>Vcc-IO / Vccq is internally separated from Vcc-Core / Vcc.                                                                                                                                                                                                                                                                                                                                                                           |
| Vss                   |      | <b>Ground for MuxOneNAND</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| <b>etc.</b>           |      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| DNU                   |      | <b>Do Not Use</b><br>Leave it disconnected. These pins are used for testing.                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| NC                    |      | <b>No Connection</b><br>Lead is not internally connected.                                                                                                                                                                                                                                                                                                                                                                                                                                                              |

**NOTE:**

Do not leave power supply(Vcc-Core/Vcc-IO, Vss) disconnected.

## 2.5 Block Diagram



## 2.6 Memory Array Organization

The MuxOneNAND architecture integrates several memory areas on a single chip.

### 2.6.1 Internal (NAND Array) Memory Organization

The on-chip internal memory is a single-level-cell (SLC) NAND array used for data storage and code. The internal memory is divided into a main area and a spare area.

#### Main Area

The main area is the primary memory array. This main area is divided into Blocks of 64 Pages. Within a Block, each Page is 2KB and is comprised of 4 Sectors. Within a Page, each Sector is 512B and is comprised of 256 Words.


#### Spare Area

The spare area is used for invalid block information and ECC storage. Spare area internal memory is associated with corresponding main area memory. Within a Block, each Page has four 16B Sectors of spare area. Each spare area Sector is 8 words.

## Internal Memory Array Information

| Area  | Block | Page | Sector |
|-------|-------|------|--------|
| Main  | 128KB | 2KB  | 512B   |
| Spare | 4KB   | 64B  | 16B    |

## Internal Memory Array Organization




## 2.6.2 External (BufferRAM) Memory Organization

The on-chip external memory is comprised of 3 buffers used for Boot Code storage and data buffering.

The BootRAM is a 1KB buffer that receives Boot Code from the internal memory and makes it available to the host at start up.

There are two independent 2KB bi-directional data buffers, DataRAM0 and DataRAM1. These dual buffers enable the host to execute simultaneous Read-While load, and Write-While-program operations after Boot Up. During Boot Up, the BootRam is used by the host to initialize the main memory, and deliver boot code from NAND Flash core to host.




The external memory is divided into a main area and a spare area. Each buffer is the equivalent size of a Sector. The main area data is 512B. The spare area data is 16B.

### External Memory Array Information

| Area              |       | BootRAM | DataRAM0 | DataRAM1 |
|-------------------|-------|---------|----------|----------|
| Total Size        |       | 1KB+32B | 2KB+64B  | 2KB+64B  |
| Number of Sectors |       | 2       | 4        | 4        |
| Sector            | Main  | 512B    | 512B     | 512B     |
|                   | Spare | 16B     | 16B      | 16B      |

External Memory Array Organization



## 2.7 Memory Map

The following tables are the memory maps for the MuxOneNAND.

### 2.7.1 Internal (NAND Array) Memory Organization

The following tables show the Internal Memory address map in word order.

| Block   | Block Address | Page and Sector Address | Size  | Block   | Block Address | Page and Sector Address | Size  |
|---------|---------------|-------------------------|-------|---------|---------------|-------------------------|-------|
| Block0  | 0000h         | 0000h~00FFh             | 128KB | Block32 | 0020h         | 0000h~00FFh             | 128KB |
| Block1  | 0001h         | 0000h~00FFh             | 128KB | Block33 | 0021h         | 0000h~00FFh             | 128KB |
| Block2  | 0002h         | 0000h~00FFh             | 128KB | Block34 | 0022h         | 0000h~00FFh             | 128KB |
| Block3  | 0003h         | 0000h~00FFh             | 128KB | Block35 | 0023h         | 0000h~00FFh             | 128KB |
| Block4  | 0004h         | 0000h~00FFh             | 128KB | Block36 | 0024h         | 0000h~00FFh             | 128KB |
| Block5  | 0005h         | 0000h~00FFh             | 128KB | Block37 | 0025h         | 0000h~00FFh             | 128KB |
| Block6  | 0006h         | 0000h~00FFh             | 128KB | Block38 | 0026h         | 0000h~00FFh             | 128KB |
| Block7  | 0007h         | 0000h~00FFh             | 128KB | Block39 | 0027h         | 0000h~00FFh             | 128KB |
| Block8  | 0008h         | 0000h~00FFh             | 128KB | Block40 | 0028h         | 0000h~00FFh             | 128KB |
| Block9  | 0009h         | 0000h~00FFh             | 128KB | Block41 | 0029h         | 0000h~00FFh             | 128KB |
| Block10 | 000Ah         | 0000h~00FFh             | 128KB | Block42 | 002Ah         | 0000h~00FFh             | 128KB |
| Block11 | 000Bh         | 0000h~00FFh             | 128KB | Block43 | 002Bh         | 0000h~00FFh             | 128KB |
| Block12 | 000Ch         | 0000h~00FFh             | 128KB | Block44 | 002Ch         | 0000h~00FFh             | 128KB |
| Block13 | 000Dh         | 0000h~00FFh             | 128KB | Block45 | 002Dh         | 0000h~00FFh             | 128KB |
| Block14 | 000Eh         | 0000h~00FFh             | 128KB | Block46 | 002Eh         | 0000h~00FFh             | 128KB |
| Block15 | 000Fh         | 0000h~00FFh             | 128KB | Block47 | 002Fh         | 0000h~00FFh             | 128KB |
| Block16 | 0010h         | 0000h~00FFh             | 128KB | Block48 | 0030h         | 0000h~00FFh             | 128KB |
| Block17 | 0011h         | 0000h~00FFh             | 128KB | Block49 | 0031h         | 0000h~00FFh             | 128KB |
| Block18 | 0012h         | 0000h~00FFh             | 128KB | Block50 | 0032h         | 0000h~00FFh             | 128KB |
| Block19 | 0013h         | 0000h~00FFh             | 128KB | Block51 | 0033h         | 0000h~00FFh             | 128KB |
| Block20 | 0014h         | 0000h~00FFh             | 128KB | Block52 | 0034h         | 0000h~00FFh             | 128KB |
| Block21 | 0015h         | 0000h~00FFh             | 128KB | Block53 | 0035h         | 0000h~00FFh             | 128KB |
| Block22 | 0016h         | 0000h~00FFh             | 128KB | Block54 | 0036h         | 0000h~00FFh             | 128KB |
| Block23 | 0017h         | 0000h~00FFh             | 128KB | Block55 | 0037h         | 0000h~00FFh             | 128KB |
| Block24 | 0018h         | 0000h~00FFh             | 128KB | Block56 | 0038h         | 0000h~00FFh             | 128KB |
| Block25 | 0019h         | 0000h~00FFh             | 128KB | Block57 | 0039h         | 0000h~00FFh             | 128KB |
| Block26 | 001Ah         | 0000h~00FFh             | 128KB | Block58 | 003Ah         | 0000h~00FFh             | 128KB |
| Block27 | 001Bh         | 0000h~00FFh             | 128KB | Block59 | 003Bh         | 0000h~00FFh             | 128KB |
| Block28 | 001Ch         | 0000h~00FFh             | 128KB | Block60 | 003Ch         | 0000h~00FFh             | 128KB |
| Block29 | 001Dh         | 0000h~00FFh             | 128KB | Block61 | 003Dh         | 0000h~00FFh             | 128KB |
| Block30 | 001Eh         | 0000h~00FFh             | 128KB | Block62 | 003Eh         | 0000h~00FFh             | 128KB |
| Block31 | 001Fh         | 0000h~00FFh             | 128KB | Block63 | 003Fh         | 0000h~00FFh             | 128KB |

| Block   | Block Address | Page and Sector Address | Size  | Block    | Block Address | Page and Sector Address | Size  |
|---------|---------------|-------------------------|-------|----------|---------------|-------------------------|-------|
| Block64 | 0040h         | 0000h~00FFh             | 128KB | Block96  | 0060h         | 0000h~00FFh             | 128KB |
| Block65 | 0041h         | 0000h~00FFh             | 128KB | Block97  | 0061h         | 0000h~00FFh             | 128KB |
| Block66 | 0042h         | 0000h~00FFh             | 128KB | Block98  | 0062h         | 0000h~00FFh             | 128KB |
| Block67 | 0043h         | 0000h~00FFh             | 128KB | Block99  | 0063h         | 0000h~00FFh             | 128KB |
| Block68 | 0044h         | 0000h~00FFh             | 128KB | Block100 | 0064h         | 0000h~00FFh             | 128KB |
| Block69 | 0045h         | 0000h~00FFh             | 128KB | Block101 | 0065h         | 0000h~00FFh             | 128KB |
| Block70 | 0046h         | 0000h~00FFh             | 128KB | Block102 | 0066h         | 0000h~00FFh             | 128KB |
| Block71 | 0047h         | 0000h~00FFh             | 128KB | Block103 | 0067h         | 0000h~00FFh             | 128KB |
| Block72 | 0048h         | 0000h~00FFh             | 128KB | Block104 | 0068h         | 0000h~00FFh             | 128KB |
| Block73 | 0049h         | 0000h~00FFh             | 128KB | Block105 | 0069h         | 0000h~00FFh             | 128KB |
| Block74 | 004Ah         | 0000h~00FFh             | 128KB | Block106 | 006Ah         | 0000h~00FFh             | 128KB |
| Block75 | 004Bh         | 0000h~00FFh             | 128KB | Block107 | 006Bh         | 0000h~00FFh             | 128KB |
| Block76 | 004Ch         | 0000h~00FFh             | 128KB | Block108 | 006Ch         | 0000h~00FFh             | 128KB |
| Block77 | 004Dh         | 0000h~00FFh             | 128KB | Block109 | 006Dh         | 0000h~00FFh             | 128KB |
| Block78 | 004Eh         | 0000h~00FFh             | 128KB | Block110 | 006Eh         | 0000h~00FFh             | 128KB |
| Block79 | 004Fh         | 0000h~00FFh             | 128KB | Block111 | 006Fh         | 0000h~00FFh             | 128KB |
| Block80 | 0050h         | 0000h~00FFh             | 128KB | Block112 | 0070h         | 0000h~00FFh             | 128KB |
| Block81 | 0051h         | 0000h~00FFh             | 128KB | Block113 | 0071h         | 0000h~00FFh             | 128KB |
| Block82 | 0052h         | 0000h~00FFh             | 128KB | Block114 | 0072h         | 0000h~00FFh             | 128KB |
| Block83 | 0053h         | 0000h~00FFh             | 128KB | Block115 | 0073h         | 0000h~00FFh             | 128KB |
| Block84 | 0054h         | 0000h~00FFh             | 128KB | Block116 | 0074h         | 0000h~00FFh             | 128KB |
| Block85 | 0055h         | 0000h~00FFh             | 128KB | Block117 | 0075h         | 0000h~00FFh             | 128KB |
| Block86 | 0056h         | 0000h~00FFh             | 128KB | Block118 | 0076h         | 0000h~00FFh             | 128KB |
| Block87 | 0057h         | 0000h~00FFh             | 128KB | Block119 | 0077h         | 0000h~00FFh             | 128KB |
| Block88 | 0058h         | 0000h~00FFh             | 128KB | Block120 | 0078h         | 0000h~00FFh             | 128KB |
| Block89 | 0059h         | 0000h~00FFh             | 128KB | Block121 | 0079h         | 0000h~00FFh             | 128KB |
| Block90 | 005Ah         | 0000h~00FFh             | 128KB | Block122 | 007Ah         | 0000h~00FFh             | 128KB |
| Block91 | 005Bh         | 0000h~00FFh             | 128KB | Block123 | 007Bh         | 0000h~00FFh             | 128KB |
| Block92 | 005Ch         | 0000h~00FFh             | 128KB | Block124 | 007Ch         | 0000h~00FFh             | 128KB |
| Block93 | 005Dh         | 0000h~00FFh             | 128KB | Block125 | 007Dh         | 0000h~00FFh             | 128KB |
| Block94 | 005Eh         | 0000h~00FFh             | 128KB | Block126 | 007Eh         | 0000h~00FFh             | 128KB |
| Block95 | 005Fh         | 0000h~00FFh             | 128KB | Block127 | 007Fh         | 0000h~00FFh             | 128KB |



| Block    | Block Address | Page and Sector Address | Size  | Block    | Block Address | Page and Sector Address | Size  |
|----------|---------------|-------------------------|-------|----------|---------------|-------------------------|-------|
| Block128 | 0080h         | 0000h~00FFh             | 128KB | Block160 | 00A0h         | 0000h~00FFh             | 128KB |
| Block129 | 0081h         | 0000h~00FFh             | 128KB | Block161 | 00A1h         | 0000h~00FFh             | 128KB |
| Block130 | 0082h         | 0000h~00FFh             | 128KB | Block162 | 00A2h         | 0000h~00FFh             | 128KB |
| Block131 | 0083h         | 0000h~00FFh             | 128KB | Block163 | 00A3h         | 0000h~00FFh             | 128KB |
| Block132 | 0084h         | 0000h~00FFh             | 128KB | Block164 | 00A4h         | 0000h~00FFh             | 128KB |
| Block133 | 0085h         | 0000h~00FFh             | 128KB | Block165 | 00A5h         | 0000h~00FFh             | 128KB |
| Block134 | 0086h         | 0000h~00FFh             | 128KB | Block166 | 00A6h         | 0000h~00FFh             | 128KB |
| Block135 | 0087h         | 0000h~00FFh             | 128KB | Block167 | 00A7h         | 0000h~00FFh             | 128KB |
| Block136 | 0088h         | 0000h~00FFh             | 128KB | Block168 | 00A8h         | 0000h~00FFh             | 128KB |
| Block137 | 0089h         | 0000h~00FFh             | 128KB | Block169 | 00A9h         | 0000h~00FFh             | 128KB |
| Block138 | 008Ah         | 0000h~00FFh             | 128KB | Block170 | 00AAh         | 0000h~00FFh             | 128KB |
| Block139 | 008Bh         | 0000h~00FFh             | 128KB | Block171 | 00ABh         | 0000h~00FFh             | 128KB |
| Block140 | 008Ch         | 0000h~00FFh             | 128KB | Block172 | 00ACh         | 0000h~00FFh             | 128KB |
| Block141 | 008Dh         | 0000h~00FFh             | 128KB | Block173 | 00ADh         | 0000h~00FFh             | 128KB |
| Block142 | 008Eh         | 0000h~00FFh             | 128KB | Block174 | 00AEh         | 0000h~00FFh             | 128KB |
| Block143 | 008Fh         | 0000h~00FFh             | 128KB | Block175 | 00AFh         | 0000h~00FFh             | 128KB |
| Block144 | 0090h         | 0000h~00FFh             | 128KB | Block176 | 00B0h         | 0000h~00FFh             | 128KB |
| Block145 | 0091h         | 0000h~00FFh             | 128KB | Block177 | 00B1h         | 0000h~00FFh             | 128KB |
| Block146 | 0092h         | 0000h~00FFh             | 128KB | Block178 | 00B2h         | 0000h~00FFh             | 128KB |
| Block147 | 0093h         | 0000h~00FFh             | 128KB | Block179 | 00B3h         | 0000h~00FFh             | 128KB |
| Block148 | 0094h         | 0000h~00FFh             | 128KB | Block180 | 00B4h         | 0000h~00FFh             | 128KB |
| Block149 | 0095h         | 0000h~00FFh             | 128KB | Block181 | 00B5h         | 0000h~00FFh             | 128KB |
| Block150 | 0096h         | 0000h~00FFh             | 128KB | Block182 | 00B6h         | 0000h~00FFh             | 128KB |
| Block151 | 0097h         | 0000h~00FFh             | 128KB | Block183 | 00B7h         | 0000h~00FFh             | 128KB |
| Block152 | 0098h         | 0000h~00FFh             | 128KB | Block184 | 00B8h         | 0000h~00FFh             | 128KB |
| Block153 | 0099h         | 0000h~00FFh             | 128KB | Block185 | 00B9h         | 0000h~00FFh             | 128KB |
| Block154 | 009Ah         | 0000h~00FFh             | 128KB | Block186 | 00BAh         | 0000h~00FFh             | 128KB |
| Block155 | 009Bh         | 0000h~00FFh             | 128KB | Block187 | 00BBh         | 0000h~00FFh             | 128KB |
| Block156 | 009Ch         | 0000h~00FFh             | 128KB | Block188 | 00BCh         | 0000h~00FFh             | 128KB |
| Block157 | 009Dh         | 0000h~00FFh             | 128KB | Block189 | 00BDh         | 0000h~00FFh             | 128KB |
| Block158 | 009Eh         | 0000h~00FFh             | 128KB | Block190 | 00BEh         | 0000h~00FFh             | 128KB |
| Block159 | 009Fh         | 0000h~00FFh             | 128KB | Block191 | 00BFh         | 0000h~00FFh             | 128KB |

| Block    | Block Address | Page and Sector Address | Size  | Block    | Block Address | Page and Sector Address | Size  |
|----------|---------------|-------------------------|-------|----------|---------------|-------------------------|-------|
| Block192 | 00C0h         | 0000h~00FFh             | 128KB | Block224 | 00E0h         | 0000h~00FFh             | 128KB |
| Block193 | 00C1h         | 0000h~00FFh             | 128KB | Block225 | 00E1h         | 0000h~00FFh             | 128KB |
| Block194 | 00C2h         | 0000h~00FFh             | 128KB | Block226 | 00E2h         | 0000h~00FFh             | 128KB |
| Block195 | 00C3h         | 0000h~00FFh             | 128KB | Block227 | 00E3h         | 0000h~00FFh             | 128KB |
| Block196 | 00C4h         | 0000h~00FFh             | 128KB | Block228 | 00E4h         | 0000h~00FFh             | 128KB |
| Block197 | 00C5h         | 0000h~00FFh             | 128KB | Block229 | 00E5h         | 0000h~00FFh             | 128KB |
| Block198 | 00C6h         | 0000h~00FFh             | 128KB | Block230 | 00E6h         | 0000h~00FFh             | 128KB |
| Block199 | 00C7h         | 0000h~00FFh             | 128KB | Block231 | 00E7h         | 0000h~00FFh             | 128KB |
| Block200 | 00C8h         | 0000h~00FFh             | 128KB | Block232 | 00E8h         | 0000h~00FFh             | 128KB |
| Block201 | 00C9h         | 0000h~00FFh             | 128KB | Block233 | 00E9h         | 0000h~00FFh             | 128KB |
| Block202 | 00CAh         | 0000h~00FFh             | 128KB | Block234 | 00EAh         | 0000h~00FFh             | 128KB |
| Block203 | 00CBh         | 0000h~00FFh             | 128KB | Block235 | 00EBh         | 0000h~00FFh             | 128KB |
| Block204 | 00CCh         | 0000h~00FFh             | 128KB | Block236 | 00ECh         | 0000h~00FFh             | 128KB |
| Block205 | 00CDh         | 0000h~00FFh             | 128KB | Block237 | 00EDh         | 0000h~00FFh             | 128KB |
| Block206 | 00CEh         | 0000h~00FFh             | 128KB | Block238 | 00EEh         | 0000h~00FFh             | 128KB |
| Block207 | 00CFh         | 0000h~00FFh             | 128KB | Block239 | 00EFh         | 0000h~00FFh             | 128KB |
| Block208 | 00D0h         | 0000h~00FFh             | 128KB | Block240 | 00F0h         | 0000h~00FFh             | 128KB |
| Block209 | 00D1h         | 0000h~00FFh             | 128KB | Block241 | 00F1h         | 0000h~00FFh             | 128KB |
| Block210 | 00D2h         | 0000h~00FFh             | 128KB | Block242 | 00F2h         | 0000h~00FFh             | 128KB |
| Block211 | 00D3h         | 0000h~00FFh             | 128KB | Block243 | 00F3h         | 0000h~00FFh             | 128KB |
| Block212 | 00D4h         | 0000h~00FFh             | 128KB | Block244 | 00F4h         | 0000h~00FFh             | 128KB |
| Block213 | 00D5h         | 0000h~00FFh             | 128KB | Block245 | 00F5h         | 0000h~00FFh             | 128KB |
| Block214 | 00D6h         | 0000h~00FFh             | 128KB | Block246 | 00F6h         | 0000h~00FFh             | 128KB |
| Block215 | 00D7h         | 0000h~00FFh             | 128KB | Block247 | 00F7h         | 0000h~00FFh             | 128KB |
| Block216 | 00D8h         | 0000h~00FFh             | 128KB | Block248 | 00F8h         | 0000h~00FFh             | 128KB |
| Block217 | 00D9h         | 0000h~00FFh             | 128KB | Block249 | 00F9h         | 0000h~00FFh             | 128KB |
| Block218 | 00DAh         | 0000h~00FFh             | 128KB | Block250 | 00FAh         | 0000h~00FFh             | 128KB |
| Block219 | 00DBh         | 0000h~00FFh             | 128KB | Block251 | 00FBh         | 0000h~00FFh             | 128KB |
| Block220 | 00DCh         | 0000h~00FFh             | 128KB | Block252 | 00FCh         | 0000h~00FFh             | 128KB |
| Block221 | 00DDh         | 0000h~00FFh             | 128KB | Block253 | 00FDh         | 0000h~00FFh             | 128KB |
| Block222 | 00DEh         | 0000h~00FFh             | 128KB | Block254 | 00FEh         | 0000h~00FFh             | 128KB |
| Block223 | 00DFh         | 0000h~00FFh             | 128KB | Block255 | 00FFh         | 0000h~00FFh             | 128KB |

| Block    | Block Address | Page and Sector Address | Size  | Block    | Block Address | Page and Sector Address | Size  |
|----------|---------------|-------------------------|-------|----------|---------------|-------------------------|-------|
| Block256 | 0100h         | 0000h~00FFh             | 128KB | Block288 | 0120h         | 0000h~00FFh             | 128KB |
| Block257 | 0101h         | 0000h~00FFh             | 128KB | Block289 | 0121h         | 0000h~00FFh             | 128KB |
| Block258 | 0102h         | 0000h~00FFh             | 128KB | Block290 | 0122h         | 0000h~00FFh             | 128KB |
| Block259 | 0103h         | 0000h~00FFh             | 128KB | Block291 | 0123h         | 0000h~00FFh             | 128KB |
| Block260 | 0104h         | 0000h~00FFh             | 128KB | Block292 | 0124h         | 0000h~00FFh             | 128KB |
| Block261 | 0105h         | 0000h~00FFh             | 128KB | Block293 | 0125h         | 0000h~00FFh             | 128KB |
| Block262 | 0106h         | 0000h~00FFh             | 128KB | Block294 | 0126h         | 0000h~00FFh             | 128KB |
| Block263 | 0107h         | 0000h~00FFh             | 128KB | Block295 | 0127h         | 0000h~00FFh             | 128KB |
| Block264 | 0108h         | 0000h~00FFh             | 128KB | Block296 | 0128h         | 0000h~00FFh             | 128KB |
| Block265 | 0109h         | 0000h~00FFh             | 128KB | Block297 | 0129h         | 0000h~00FFh             | 128KB |
| Block266 | 010Ah         | 0000h~00FFh             | 128KB | Block298 | 012Ah         | 0000h~00FFh             | 128KB |
| Block267 | 010Bh         | 0000h~00FFh             | 128KB | Block299 | 012Bh         | 0000h~00FFh             | 128KB |
| Block268 | 010Ch         | 0000h~00FFh             | 128KB | Block300 | 012Ch         | 0000h~00FFh             | 128KB |
| Block269 | 010Dh         | 0000h~00FFh             | 128KB | Block301 | 012Dh         | 0000h~00FFh             | 128KB |
| Block270 | 010Eh         | 0000h~00FFh             | 128KB | Block302 | 012Eh         | 0000h~00FFh             | 128KB |
| Block271 | 010Fh         | 0000h~00FFh             | 128KB | Block303 | 012Fh         | 0000h~00FFh             | 128KB |
| Block272 | 0110h         | 0000h~00FFh             | 128KB | Block304 | 0130h         | 0000h~00FFh             | 128KB |
| Block273 | 0111h         | 0000h~00FFh             | 128KB | Block305 | 0131h         | 0000h~00FFh             | 128KB |
| Block274 | 0112h         | 0000h~00FFh             | 128KB | Block306 | 0132h         | 0000h~00FFh             | 128KB |
| Block275 | 0113h         | 0000h~00FFh             | 128KB | Block307 | 0133h         | 0000h~00FFh             | 128KB |
| Block276 | 0114h         | 0000h~00FFh             | 128KB | Block308 | 0134h         | 0000h~00FFh             | 128KB |
| Block277 | 0115h         | 0000h~00FFh             | 128KB | Block309 | 0135h         | 0000h~00FFh             | 128KB |
| Block278 | 0116h         | 0000h~00FFh             | 128KB | Block310 | 0136h         | 0000h~00FFh             | 128KB |
| Block279 | 0117h         | 0000h~00FFh             | 128KB | Block311 | 0137h         | 0000h~00FFh             | 128KB |
| Block280 | 0118h         | 0000h~00FFh             | 128KB | Block312 | 0138h         | 0000h~00FFh             | 128KB |
| Block281 | 0119h         | 0000h~00FFh             | 128KB | Block313 | 0139h         | 0000h~00FFh             | 128KB |
| Block282 | 011Ah         | 0000h~00FFh             | 128KB | Block314 | 013Ah         | 0000h~00FFh             | 128KB |
| Block283 | 011Bh         | 0000h~00FFh             | 128KB | Block315 | 013Bh         | 0000h~00FFh             | 128KB |
| Block284 | 011Ch         | 0000h~00FFh             | 128KB | Block316 | 013Ch         | 0000h~00FFh             | 128KB |
| Block285 | 011Dh         | 0000h~00FFh             | 128KB | Block317 | 013Dh         | 0000h~00FFh             | 128KB |
| Block286 | 011Eh         | 0000h~00FFh             | 128KB | Block318 | 013Eh         | 0000h~00FFh             | 128KB |
| Block287 | 011Fh         | 0000h~00FFh             | 128KB | Block319 | 013Fh         | 0000h~00FFh             | 128KB |


| Block    | Block Address | Page and Sector Address | Size  | Block    | Block Address | Page and Sector Address | Size  |
|----------|---------------|-------------------------|-------|----------|---------------|-------------------------|-------|
| Block320 | 0140h         | 0000h~00FFh             | 128KB | Block352 | 0160h         | 0000h~00FFh             | 128KB |
| Block321 | 0141h         | 0000h~00FFh             | 128KB | Block353 | 0161h         | 0000h~00FFh             | 128KB |
| Block322 | 0142h         | 0000h~00FFh             | 128KB | Block354 | 0162h         | 0000h~00FFh             | 128KB |
| Block323 | 0143h         | 0000h~00FFh             | 128KB | Block355 | 0163h         | 0000h~00FFh             | 128KB |
| Block324 | 0144h         | 0000h~00FFh             | 128KB | Block356 | 0164h         | 0000h~00FFh             | 128KB |
| Block325 | 0145h         | 0000h~00FFh             | 128KB | Block357 | 0165h         | 0000h~00FFh             | 128KB |
| Block326 | 0146h         | 0000h~00FFh             | 128KB | Block358 | 0166h         | 0000h~00FFh             | 128KB |
| Block327 | 0147h         | 0000h~00FFh             | 128KB | Block359 | 0167h         | 0000h~00FFh             | 128KB |
| Block328 | 0148h         | 0000h~00FFh             | 128KB | Block360 | 0168h         | 0000h~00FFh             | 128KB |
| Block329 | 0149h         | 0000h~00FFh             | 128KB | Block361 | 0169h         | 0000h~00FFh             | 128KB |
| Block330 | 014Ah         | 0000h~00FFh             | 128KB | Block362 | 016Ah         | 0000h~00FFh             | 128KB |
| Block331 | 014Bh         | 0000h~00FFh             | 128KB | Block363 | 016Bh         | 0000h~00FFh             | 128KB |
| Block332 | 014Ch         | 0000h~00FFh             | 128KB | Block364 | 016Ch         | 0000h~00FFh             | 128KB |
| Block333 | 014Dh         | 0000h~00FFh             | 128KB | Block365 | 016Dh         | 0000h~00FFh             | 128KB |
| Block334 | 014Eh         | 0000h~00FFh             | 128KB | Block366 | 016Eh         | 0000h~00FFh             | 128KB |
| Block335 | 014Fh         | 0000h~00FFh             | 128KB | Block367 | 016Fh         | 0000h~00FFh             | 128KB |
| Block336 | 0150h         | 0000h~00FFh             | 128KB | Block368 | 0170h         | 0000h~00FFh             | 128KB |
| Block337 | 0151h         | 0000h~00FFh             | 128KB | Block369 | 0171h         | 0000h~00FFh             | 128KB |
| Block338 | 0152h         | 0000h~00FFh             | 128KB | Block370 | 0172h         | 0000h~00FFh             | 128KB |
| Block339 | 0153h         | 0000h~00FFh             | 128KB | Block371 | 0173h         | 0000h~00FFh             | 128KB |
| Block340 | 0154h         | 0000h~00FFh             | 128KB | Block372 | 0174h         | 0000h~00FFh             | 128KB |
| Block341 | 0155h         | 0000h~00FFh             | 128KB | Block373 | 0175h         | 0000h~00FFh             | 128KB |
| Block342 | 0156h         | 0000h~00FFh             | 128KB | Block374 | 0176h         | 0000h~00FFh             | 128KB |
| Block343 | 0157h         | 0000h~00FFh             | 128KB | Block375 | 0177h         | 0000h~00FFh             | 128KB |
| Block344 | 0158h         | 0000h~00FFh             | 128KB | Block376 | 0178h         | 0000h~00FFh             | 128KB |
| Block345 | 0159h         | 0000h~00FFh             | 128KB | Block377 | 0179h         | 0000h~00FFh             | 128KB |
| Block346 | 015Ah         | 0000h~00FFh             | 128KB | Block378 | 017Ah         | 0000h~00FFh             | 128KB |
| Block347 | 015Bh         | 0000h~00FFh             | 128KB | Block379 | 017Bh         | 0000h~00FFh             | 128KB |
| Block348 | 015Ch         | 0000h~00FFh             | 128KB | Block380 | 017Ch         | 0000h~00FFh             | 128KB |
| Block349 | 015Dh         | 0000h~00FFh             | 128KB | Block381 | 017Dh         | 0000h~00FFh             | 128KB |
| Block350 | 015Eh         | 0000h~00FFh             | 128KB | Block382 | 017Eh         | 0000h~00FFh             | 128KB |
| Block351 | 015Fh         | 0000h~00FFh             | 128KB | Block383 | 017Fh         | 0000h~00FFh             | 128KB |

| Block    | Block Address | Page and Sector Address | Size  | Block    | Block Address | Page and Sector Address | Size  |
|----------|---------------|-------------------------|-------|----------|---------------|-------------------------|-------|
| Block384 | 0180h         | 0000h~00FFh             | 128KB | Block416 | 01A0h         | 0000h~00FFh             | 128KB |
| Block385 | 0181h         | 0000h~00FFh             | 128KB | Block417 | 01A1h         | 0000h~00FFh             | 128KB |
| Block386 | 0182h         | 0000h~00FFh             | 128KB | Block418 | 01A2h         | 0000h~00FFh             | 128KB |
| Block387 | 0183h         | 0000h~00FFh             | 128KB | Block419 | 01A3h         | 0000h~00FFh             | 128KB |
| Block388 | 0184h         | 0000h~00FFh             | 128KB | Block420 | 01A4h         | 0000h~00FFh             | 128KB |
| Block389 | 0185h         | 0000h~00FFh             | 128KB | Block421 | 01A5h         | 0000h~00FFh             | 128KB |
| Block390 | 0186h         | 0000h~00FFh             | 128KB | Block422 | 01A6h         | 0000h~00FFh             | 128KB |
| Block391 | 0187h         | 0000h~00FFh             | 128KB | Block423 | 01A7h         | 0000h~00FFh             | 128KB |
| Block392 | 0188h         | 0000h~00FFh             | 128KB | Block424 | 01A8h         | 0000h~00FFh             | 128KB |
| Block393 | 0189h         | 0000h~00FFh             | 128KB | Block425 | 01A9h         | 0000h~00FFh             | 128KB |
| Block394 | 018Ah         | 0000h~00FFh             | 128KB | Block426 | 01AAh         | 0000h~00FFh             | 128KB |
| Block395 | 018Bh         | 0000h~00FFh             | 128KB | Block427 | 01ABh         | 0000h~00FFh             | 128KB |
| Block396 | 018Ch         | 0000h~00FFh             | 128KB | Block428 | 01ACh         | 0000h~00FFh             | 128KB |
| Block397 | 018Dh         | 0000h~00FFh             | 128KB | Block429 | 01ADh         | 0000h~00FFh             | 128KB |
| Block398 | 018Eh         | 0000h~00FFh             | 128KB | Block430 | 01AEh         | 0000h~00FFh             | 128KB |
| Block399 | 018Fh         | 0000h~00FFh             | 128KB | Block431 | 01AFh         | 0000h~00FFh             | 128KB |
| Block400 | 0190h         | 0000h~00FFh             | 128KB | Block432 | 01B0h         | 0000h~00FFh             | 128KB |
| Block401 | 0191h         | 0000h~00FFh             | 128KB | Block433 | 01B1h         | 0000h~00FFh             | 128KB |
| Block402 | 0192h         | 0000h~00FFh             | 128KB | Block434 | 01B2h         | 0000h~00FFh             | 128KB |
| Block403 | 0193h         | 0000h~00FFh             | 128KB | Block435 | 01B3h         | 0000h~00FFh             | 128KB |
| Block404 | 0194h         | 0000h~00FFh             | 128KB | Block436 | 01B4h         | 0000h~00FFh             | 128KB |
| Block405 | 0195h         | 0000h~00FFh             | 128KB | Block437 | 01B5h         | 0000h~00FFh             | 128KB |
| Block406 | 0196h         | 0000h~00FFh             | 128KB | Block438 | 01B6h         | 0000h~00FFh             | 128KB |
| Block407 | 0197h         | 0000h~00FFh             | 128KB | Block439 | 01B7h         | 0000h~00FFh             | 128KB |
| Block408 | 0198h         | 0000h~00FFh             | 128KB | Block440 | 01B8h         | 0000h~00FFh             | 128KB |
| Block409 | 0199h         | 0000h~00FFh             | 128KB | Block441 | 01B9h         | 0000h~00FFh             | 128KB |
| Block410 | 019Ah         | 0000h~00FFh             | 128KB | Block442 | 01BAh         | 0000h~00FFh             | 128KB |
| Block411 | 019Bh         | 0000h~00FFh             | 128KB | Block443 | 01BBh         | 0000h~00FFh             | 128KB |
| Block412 | 019Ch         | 0000h~00FFh             | 128KB | Block444 | 01BCh         | 0000h~00FFh             | 128KB |
| Block413 | 019Dh         | 0000h~00FFh             | 128KB | Block445 | 01BDh         | 0000h~00FFh             | 128KB |
| Block414 | 019Eh         | 0000h~00FFh             | 128KB | Block446 | 01BEh         | 0000h~00FFh             | 128KB |
| Block415 | 019Fh         | 0000h~00FFh             | 128KB | Block447 | 01BFh         | 0000h~00FFh             | 128KB |

| Block    | Block Address | Page and Sector Address | Size  | Block    | Block Address | Page and Sector Address | Size  |
|----------|---------------|-------------------------|-------|----------|---------------|-------------------------|-------|
| Block448 | 01C0h         | 0000h~00FFh             | 128KB | Block480 | 01E0h         | 0000h~00FFh             | 128KB |
| Block449 | 01C1h         | 0000h~00FFh             | 128KB | Block481 | 01E1h         | 0000h~00FFh             | 128KB |
| Block450 | 01C2h         | 0000h~00FFh             | 128KB | Block482 | 01E2h         | 0000h~00FFh             | 128KB |
| Block451 | 01C3h         | 0000h~00FFh             | 128KB | Block483 | 01E3h         | 0000h~00FFh             | 128KB |
| Block452 | 01C4h         | 0000h~00FFh             | 128KB | Block484 | 01E4h         | 0000h~00FFh             | 128KB |
| Block453 | 01C5h         | 0000h~00FFh             | 128KB | Block485 | 01E5h         | 0000h~00FFh             | 128KB |
| Block454 | 01C6h         | 0000h~00FFh             | 128KB | Block486 | 01E6h         | 0000h~00FFh             | 128KB |
| Block455 | 01C7h         | 0000h~00FFh             | 128KB | Block487 | 01E7h         | 0000h~00FFh             | 128KB |
| Block456 | 01C8h         | 0000h~00FFh             | 128KB | Block488 | 01E8h         | 0000h~00FFh             | 128KB |
| Block457 | 01C9h         | 0000h~00FFh             | 128KB | Block489 | 01E9h         | 0000h~00FFh             | 128KB |
| Block458 | 01CAh         | 0000h~00FFh             | 128KB | Block490 | 01EAh         | 0000h~00FFh             | 128KB |
| Block459 | 01CBh         | 0000h~00FFh             | 128KB | Block491 | 01EBh         | 0000h~00FFh             | 128KB |
| Block460 | 01CCh         | 0000h~00FFh             | 128KB | Block492 | 01ECh         | 0000h~00FFh             | 128KB |
| Block461 | 01CDh         | 0000h~00FFh             | 128KB | Block493 | 01EDh         | 0000h~00FFh             | 128KB |
| Block462 | 01CEh         | 0000h~00FFh             | 128KB | Block494 | 01EEh         | 0000h~00FFh             | 128KB |
| Block463 | 01CFh         | 0000h~00FFh             | 128KB | Block495 | 01EFh         | 0000h~00FFh             | 128KB |
| Block464 | 01D0h         | 0000h~00FFh             | 128KB | Block496 | 01F0h         | 0000h~00FFh             | 128KB |
| Block465 | 01D1h         | 0000h~00FFh             | 128KB | Block497 | 01F1h         | 0000h~00FFh             | 128KB |
| Block466 | 01D2h         | 0000h~00FFh             | 128KB | Block498 | 01F2h         | 0000h~00FFh             | 128KB |
| Block467 | 01D3h         | 0000h~00FFh             | 128KB | Block499 | 01F3h         | 0000h~00FFh             | 128KB |
| Block468 | 01D4h         | 0000h~00FFh             | 128KB | Block500 | 01F4h         | 0000h~00FFh             | 128KB |
| Block469 | 01D5h         | 0000h~00FFh             | 128KB | Block501 | 01F5h         | 0000h~00FFh             | 128KB |
| Block470 | 01D6h         | 0000h~00FFh             | 128KB | Block502 | 01F6h         | 0000h~00FFh             | 128KB |
| Block471 | 01D7h         | 0000h~00FFh             | 128KB | Block503 | 01F7h         | 0000h~00FFh             | 128KB |
| Block472 | 01D8h         | 0000h~00FFh             | 128KB | Block504 | 01F8h         | 0000h~00FFh             | 128KB |
| Block473 | 01D9h         | 0000h~00FFh             | 128KB | Block505 | 01F9h         | 0000h~00FFh             | 128KB |
| Block474 | 01DAh         | 0000h~00FFh             | 128KB | Block506 | 01FAh         | 0000h~00FFh             | 128KB |
| Block475 | 01DBh         | 0000h~00FFh             | 128KB | Block507 | 01FBh         | 0000h~00FFh             | 128KB |
| Block476 | 01DCh         | 0000h~00FFh             | 128KB | Block508 | 01FCh         | 0000h~00FFh             | 128KB |
| Block477 | 01DDh         | 0000h~00FFh             | 128KB | Block509 | 01FDh         | 0000h~00FFh             | 128KB |
| Block478 | 01DEh         | 0000h~00FFh             | 128KB | Block510 | 01FEh         | 0000h~00FFh             | 128KB |
| Block479 | 01DFh         | 0000h~00FFh             | 128KB | Block511 | 01FFh         | 0000h~00FFh             | 128KB |

## 2.7.2 Internal Memory Spare Area Assignment

The figure below shows the assignment of the spare area in the Internal Memory NAND Array.



Spare Area Assignment in the Internal Memory NAND Array Information

| Word | Byte | Note | Description                                                                             |
|------|------|------|-----------------------------------------------------------------------------------------|
| 1    | LSB  | 1    | Invalid Block information in 1st and 2nd page of an invalid block                       |
|      | MSB  |      |                                                                                         |
| 2    | LSB  | 2    | Managed by internal ECC logic for Logical Sector Number data                            |
|      | MSB  |      |                                                                                         |
| 3    | LSB  | 3    | Reserved for future use                                                                 |
|      | MSB  |      |                                                                                         |
| 4    | LSB  | 3    | Reserved for future use                                                                 |
|      | MSB  |      |                                                                                         |
| 5    | LSB  |      | Dedicated to internal ECC logic. Read Only.<br>ECCm 1st for main area data              |
|      | MSB  |      | Dedicated to internal ECC logic. Read Only.<br>ECCm 2nd for main area data              |
| 6    | LSB  |      | Dedicated to internal ECC logic. Read Only.<br>ECCm 3rd for main area data              |
|      | MSB  |      | Dedicated to internal ECC logic. Read Only.<br>ECCs 1st for 2nd word of spare area data |
| 7    | LSB  |      | Dedicated to internal ECC logic. Read Only.<br>ECCs 2nd for 3rd word of spare area data |
|      | MSB  | 3    | Reserved for future use                                                                 |
| 8    | LSB  | 4    | Available to the user (note 5)                                                          |
|      | MSB  |      |                                                                                         |

**Note 5 :** For all blocks, 8th word is available to the user.

However, in case of OTP Block, 8th word of sector 0, page 0 is reserved as OTP Locking Bit area.  
Therefore, in case of OTP Block, user usage on this area is prohibited.

### 2.7.3 External Memory (BufferRAM) Address Map

The following table shows the External Memory address map in Word and Byte Order.  
Note that the data output is unknown while host reads a register bit of reserved area.

| Division            | Address<br>(word order) | Address<br>(byte order) | Size<br>(total 128KB) |       |          | Usage     | Description                 |
|---------------------|-------------------------|-------------------------|-----------------------|-------|----------|-----------|-----------------------------|
| Main area<br>(64KB) | 0000h~00FFh             | 00000h~001FEh           | 512B                  | 1KB   | R        | BootM 0   | BootRAM Main sector0        |
|                     | 0100h~01FFh             | 00200h~003FEh           | 512B                  |       |          | BootM 1   | BootRAM Main sector1        |
|                     | 0200h~02FFh             | 00400h~005FEh           | 512B                  | 4KB   | R/W      | DataM 0_0 | DataRAM Main page0/sector0  |
|                     | 0300h~03FFh             | 00600h~007FEh           | 512B                  |       |          | DataM 0_1 | DataRAM Main page0/sector1  |
|                     | 0400h~04FFh             | 00800h~009FEh           | 512B                  |       |          | DataM 0_2 | DataRAM Main page0/sector2  |
|                     | 0500h~05FFh             | 00A00h~00BFEh           | 512B                  |       |          | DataM 0_3 | DataRAM Main page0/sector3  |
|                     | 0600h~06FFh             | 00C00h~00DFEh           | 512B                  |       |          | DataM 1_0 | DataRAM Main page1/sector0  |
|                     | 0700h~07FFh             | 00E00h~00FFEh           | 512B                  |       |          | DataM 1_1 | DataRAM Main page1/sector1  |
|                     | 0800h~08FFh             | 01000h~011FEh           | 512B                  |       |          | DataM 1_2 | DataRAM Main page1/sector2  |
|                     | 0900h~09FFh             | 01200h~013FEh           | 512B                  |       |          | DataM 1_3 | DataRAM Main page1/sector3  |
|                     | 0A00h~7FFFh             | 01400h~0FFFFEh          | 59K                   | 59K   | -        | Reserved  | Reserved                    |
| Spare area<br>(8KB) | 8000h~8007h             | 10000h~1000Eh           | 16B                   | 32B   | R        | BootS 0   | BootRAM Spare sector0       |
|                     | 8008h~800Fh             | 10010h~1001Eh           | 16B                   |       |          | BootS 1   | BootRAM Spare sector1       |
|                     | 8010h~8017h             | 10020h~1002Eh           | 16B                   | 128B  | R/W      | DataS 0_0 | DataRAM Spare page0/sector0 |
|                     | 8018h~801Fh             | 10030h~1003Eh           | 16B                   |       |          | DataS 0_1 | DataRAM Spare page0/sector1 |
|                     | 8020h~8027h             | 10040h~1004Eh           | 16B                   |       |          | DataS 0_2 | DataRAM Spare page0/sector2 |
|                     | 8028h~802Fh             | 10050h~1005Eh           | 16B                   |       |          | DataS 0_3 | DataRAM Spare page0/sector3 |
|                     | 8030h~8037h             | 10060h~1006Eh           | 16B                   |       |          | DataS 1_0 | DataRAM Spare page1/sector0 |
|                     | 8038h~803Fh             | 10070h~1007Eh           | 16B                   |       |          | DataS 1_1 | DataRAM Spare page1/sector1 |
|                     | 8040h~8047h             | 10080h~1008Eh           | 16B                   |       |          | DataS 1_2 | DataRAM Spare page1/sector2 |
|                     | 8048h~804Fh             | 10090h~1009Eh           | 16B                   |       |          | DataS 1_3 | DataRAM Spare page1/sector3 |
|                     | 8050h~8FFFh             | 100A0h~11FFFEh          | 8032B                 | 8032B | -        | Reserved  | Reserved                    |
| Reserved<br>(24KB)  | 9000h~BFFFh             | 12000h~17FFEh           | 24KB                  | 24KB  | -        | Reserved  | Reserved                    |
| Reserved<br>(8KB)   | C000h~CFFFh             | 18000h~19FFEh           | 8KB                   | 8KB   | -        | Reserved  | Reserved                    |
| Reserved<br>(16KB)  | D000h~EFFFh             | 1A000h~1DFFEh           | 16KB                  | 16KB  | -        | Reserved  | Reserved                    |
| Registers<br>(8KB)  | F000h~FFFFh             | 1E000h~1FFFEh           | 8KB                   | 8KB   | R or R/W | Registers | Registers                   |



## 2.7.4 External Memory Map Detail Information

The tables below show Word Order Address Map information for the BootRAM and DataRAM main and spare areas.

### • BootRAM(Main area)

-0000h~01FFh: 2(sector) x 512byte(NAND main area) = 1KB

|                                                      |                                                      |
|------------------------------------------------------|------------------------------------------------------|
| 0000h~00FFh(512B)<br>BootM 0<br>(sector 0 of page 0) | 0100h~01FFh(512B)<br>BootM 1<br>(sector 1 of page 0) |
|------------------------------------------------------|------------------------------------------------------|

### • DataRAM(Main area)

-0200h~09FFh: 8(sector) x 512byte(NAND main area) = 4KB

|                                                        |                                                        |                                                        |                                                        |
|--------------------------------------------------------|--------------------------------------------------------|--------------------------------------------------------|--------------------------------------------------------|
| 0200h~02FFh(512B)<br>DataM 0_0<br>(sector 0 of page 0) | 0300h~03FFh(512B)<br>DataM 0_1<br>(sector 1 of page 0) | 0400h~04FFh(512B)<br>DataM 0_2<br>(sector 2 of page 0) | 0500h~05FFh(512B)<br>DataM 0_3<br>(sector 3 of page 0) |
| 0600h~06FFh(512B)<br>DataM 1_0<br>(sector 0 of page 1) | 0700h~07FFh(512B)<br>DataM 1_1<br>(sector 1 of page 1) | 0800h~08FFh(512B)<br>DataM 1_2<br>(sector 2 of page 1) | 0900h~09FFh(512B)<br>DataM 1_3<br>(sector 3 of page 1) |

### • BootRAM(Spare area)

-8000h~800Fh: 2(sector) x 16byte(NAND spare area) = 32B

|                                                     |                                                     |
|-----------------------------------------------------|-----------------------------------------------------|
| 8000h~8007h(16B)<br>BootS 0<br>(sector 0 of page 0) | 8008h~800Fh(16B)<br>BootS 1<br>(sector 1 of page 0) |
|-----------------------------------------------------|-----------------------------------------------------|

### • DataRAM(Spare area)

-8010h~804Fh: 8(sector) x 16byte(NAND spare area) = 128B

|                                                       |                                                       |                                                       |                                                       |
|-------------------------------------------------------|-------------------------------------------------------|-------------------------------------------------------|-------------------------------------------------------|
| 8010h~8017h(16B)<br>DataS 0_0<br>(sector 0 of page 0) | 8018h~801Fh(16B)<br>DataS 0_1<br>(sector 1 of page 0) | 8020h~8027h(16B)<br>DataS 0_2<br>(sector 2 of page 0) | 8028h~802Fh(16B)<br>DataS 0_3<br>(sector 3 of page 0) |
| 8030h~8037h(16B)<br>DataS 1_0<br>(sector 0 of page 1) | 8038h~803Fh(16B)<br>DataS 1_1<br>(sector 1 of page 1) | 8040h~8047h(16B)<br>DataS 1_2<br>(sector 2 of page 1) | 8048h~804Fh(16B)<br>DataS 1_3<br>(sector 3 of page 1) |

\*NAND Flash array consists of 2KB page size and 128KB block size.

## 2.7.5 External Memory Spare Area Assignment

|           |              |              | ← Equivalent to 1word of NAND Flash →           |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |   |
|-----------|--------------|--------------|-------------------------------------------------|---|---|---|---|---|---|---|-------------------------------------------------|---|---|---|---|---|---|---|
| Buf.      | Word Address | Byte Address | F                                               | E | D | C | B | A | 9 | 8 | 7                                               | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BootS 0   | 8000h        | 10000h       | BI                                              |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |   |
|           | 8001h        | 10002h       | Managed by Internal ECC logic                   |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |   |
|           | 8002h        | 10004h       | Reserved for the future use                     |   |   |   |   |   |   |   | Managed by Internal ECC logic                   |   |   |   |   |   |   |   |
|           | 8003h        | 10006h       | Reserved for the current and future use         |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |   |
|           | 8004h        | 10008h       | ECC Code for Main area data (2 <sup>nd</sup> )  |   |   |   |   |   |   |   | ECC Code for Main area data (1 <sup>st</sup> )  |   |   |   |   |   |   |   |
|           | 8005h        | 1000Ah       | ECC Code for Spare area data (1 <sup>st</sup> ) |   |   |   |   |   |   |   | ECC Code for Main area data (3 <sup>rd</sup> )  |   |   |   |   |   |   |   |
|           | 8006h        | 1000Ch       | FFh(Reserved for the future use)                |   |   |   |   |   |   |   | ECC Code for Spare area data (2 <sup>nd</sup> ) |   |   |   |   |   |   |   |
|           | 8007h        | 1000Eh       | Free Usage                                      |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |   |
| BootS 1   | 8008h        | 10010h       | BI                                              |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |   |
|           | 8009h        | 10012h       | Managed by Internal ECC logic                   |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |   |
|           | 800Ah        | 10014h       | Reserved for the future use                     |   |   |   |   |   |   |   | Managed by Internal ECC logic                   |   |   |   |   |   |   |   |
|           | 800Bh        | 10016h       | Reserved for the current and future use         |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |   |
|           | 800Ch        | 10018h       | ECC Code for Main area data (2 <sup>nd</sup> )  |   |   |   |   |   |   |   | ECC Code for Main area data (1 <sup>st</sup> )  |   |   |   |   |   |   |   |
|           | 800Dh        | 1001Ah       | ECC Code for Spare area data (1 <sup>st</sup> ) |   |   |   |   |   |   |   | ECC Code for Main area data (3 <sup>rd</sup> )  |   |   |   |   |   |   |   |
|           | 800Eh        | 1001Ch       | FFh(Reserved for the future use)                |   |   |   |   |   |   |   | ECC Code for Spare area data (2 <sup>nd</sup> ) |   |   |   |   |   |   |   |
|           | 800Fh        | 1001Eh       | Free Usage                                      |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |   |
| DataS 0_0 | 8010h        | 10020h       | BI                                              |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |   |
|           | 8011h        | 10022h       | Managed by Internal ECC logic                   |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |   |
|           | 8012h        | 10024h       | Reserved for the future use                     |   |   |   |   |   |   |   | Managed by Internal ECC logic                   |   |   |   |   |   |   |   |
|           | 8013h        | 10026h       | Reserved for the current and future use         |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |   |
|           | 8014h        | 10028h       | ECC Code for Main area data (2 <sup>nd</sup> )  |   |   |   |   |   |   |   | ECC Code for Main area data (1 <sup>st</sup> )  |   |   |   |   |   |   |   |
|           | 8015h        | 1002Ah       | ECC Code for Spare area data (1 <sup>st</sup> ) |   |   |   |   |   |   |   | ECC Code for Main area data (3 <sup>rd</sup> )  |   |   |   |   |   |   |   |
|           | 8016h        | 1002Ch       | FFh(Reserved for the future use)                |   |   |   |   |   |   |   | ECC Code for Spare area data (2 <sup>nd</sup> ) |   |   |   |   |   |   |   |
|           | 8017h        | 1002Eh       | Free Usage                                      |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |   |
| DataS 0_1 | 8018h        | 10030h       | BI                                              |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |   |
|           | 8019h        | 10032h       | Managed by Internal ECC logic                   |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |   |
|           | 801Ah        | 10034h       | Reserved for the future use                     |   |   |   |   |   |   |   | Managed by Internal ECC logic                   |   |   |   |   |   |   |   |
|           | 801Bh        | 10036h       | Reserved for the current and future use         |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |   |
|           | 801Ch        | 10038h       | ECC Code for Main area data (2 <sup>nd</sup> )  |   |   |   |   |   |   |   | ECC Code for Main area data (1 <sup>st</sup> )  |   |   |   |   |   |   |   |
|           | 801Dh        | 1003Ah       | ECC Code for Spare area data (1 <sup>st</sup> ) |   |   |   |   |   |   |   | ECC Code for Main area data (3 <sup>rd</sup> )  |   |   |   |   |   |   |   |
|           | 801Eh        | 1003Ch       | FFh(Reserved for the future use)                |   |   |   |   |   |   |   | ECC Code for Spare area data (2 <sup>nd</sup> ) |   |   |   |   |   |   |   |
|           | 801Fh        | 1003Eh       | Free Usage                                      |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |   |

| Buf.      | Word Address | Byte Address | F                                               | E | D | C | B | A | 9 | 8 | 7                                               | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------|--------------|--------------|-------------------------------------------------|---|---|---|---|---|---|---|-------------------------------------------------|---|---|---|---|---|---|---|
| DataS 0_2 | 8020h        | 10040h       | BI                                              |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |   |
|           | 8021h        | 10042h       | Managed by Internal ECC logic                   |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |   |
|           | 8022h        | 10044h       | Reserved for the future use                     |   |   |   |   |   |   |   | Managed by Internal ECC logic                   |   |   |   |   |   |   |   |
|           | 8023h        | 10046h       | Reserved for the current and future use         |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |   |
|           | 8024h        | 10048h       | ECC Code for Main area data (2 <sup>nd</sup> )  |   |   |   |   |   |   |   | ECC Code for Main area data (1 <sup>st</sup> )  |   |   |   |   |   |   |   |
|           | 8025h        | 1004Ah       | ECC Code for Spare area data (1 <sup>st</sup> ) |   |   |   |   |   |   |   | ECC Code for Main area data (3 <sup>rd</sup> )  |   |   |   |   |   |   |   |
|           | 8026h        | 1004Ch       | Reserved for the future use                     |   |   |   |   |   |   |   | ECC Code for Spare area data (2 <sup>nd</sup> ) |   |   |   |   |   |   |   |
|           | 8027h        | 1004Eh       | Free Usage                                      |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |   |
| DataS 0_3 | 8028h        | 10050h       | BI                                              |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |   |
|           | 8029h        | 10052h       | Managed by Internal ECC logic                   |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |   |
|           | 802Ah        | 10054h       | Reserved for the future use                     |   |   |   |   |   |   |   | Managed by Internal ECC logic                   |   |   |   |   |   |   |   |
|           | 802Bh        | 10056h       | Reserved for the current and future use         |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |   |
|           | 802Ch        | 10058h       | ECC Code for Main area data (2 <sup>nd</sup> )  |   |   |   |   |   |   |   | ECC Code for Main area data (1 <sup>st</sup> )  |   |   |   |   |   |   |   |
|           | 802Dh        | 1005Ah       | ECC Code for Spare area data (1 <sup>st</sup> ) |   |   |   |   |   |   |   | ECC Code for Main area data (3 <sup>rd</sup> )  |   |   |   |   |   |   |   |
|           | 802Eh        | 1005Ch       | Reserved for the future use                     |   |   |   |   |   |   |   | ECC Code for Spare area data (2 <sup>nd</sup> ) |   |   |   |   |   |   |   |
|           | 802Fh        | 1005Eh       | Free Usage                                      |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |   |
| DataS 1_0 | 8030h        | 10060h       | BI                                              |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |   |
|           | 8031h        | 10062h       | Managed by Internal ECC logic                   |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |   |
|           | 8032h        | 10064h       | Reserved for the future use                     |   |   |   |   |   |   |   | Managed by Internal ECC logic                   |   |   |   |   |   |   |   |
|           | 8033h        | 10066h       | Reserved for the current and future use         |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |   |
|           | 8034h        | 10068h       | ECC Code for Main area data (2 <sup>nd</sup> )  |   |   |   |   |   |   |   | ECC Code for Main area data (1 <sup>st</sup> )  |   |   |   |   |   |   |   |
|           | 8035h        | 1006Ah       | ECC Code for Spare area data (1 <sup>st</sup> ) |   |   |   |   |   |   |   | ECC Code for Main area data (3 <sup>rd</sup> )  |   |   |   |   |   |   |   |
|           | 8036h        | 1006Ch       | Reserved for the future use                     |   |   |   |   |   |   |   | ECC Code for Spare area data (2 <sup>nd</sup> ) |   |   |   |   |   |   |   |
|           | 8037h        | 1006Eh       | Free Usage                                      |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |   |
| DataS 1_1 | 8038h        | 10070h       | BI                                              |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |   |
|           | 8039h        | 10072h       | Managed by Internal ECC logic                   |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |   |
|           | 803Ah        | 10074h       | Reserved for the future use                     |   |   |   |   |   |   |   | Managed by Internal ECC logic                   |   |   |   |   |   |   |   |
|           | 803Bh        | 10076h       | Reserved for the current and future use         |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |   |
|           | 803Ch        | 10078h       | ECC Code for Main area data (2 <sup>nd</sup> )  |   |   |   |   |   |   |   | ECC Code for Main area data (1 <sup>st</sup> )  |   |   |   |   |   |   |   |
|           | 803Dh        | 1007Ah       | ECC Code for Spare area data (1 <sup>st</sup> ) |   |   |   |   |   |   |   | ECC Code for Main area data (3 <sup>rd</sup> )  |   |   |   |   |   |   |   |
|           | 803Eh        | 1007Ch       | Reserved for the future use                     |   |   |   |   |   |   |   | ECC Code for Spare area data (2 <sup>nd</sup> ) |   |   |   |   |   |   |   |
|           | 803Fh        | 1007Eh       | Free Usage                                      |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |   |
| DataS 1_2 | 8040h        | 10080h       | BI                                              |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |   |
|           | 8041h        | 10082h       | Managed by Internal ECC logic                   |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |   |
|           | 8042h        | 10084h       | Reserved for the future use                     |   |   |   |   |   |   |   | Managed by Internal ECC logic                   |   |   |   |   |   |   |   |
|           | 8043h        | 10086h       | Reserved for the current and future use         |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |   |
|           | 8044h        | 10088h       | ECC Code for Main area data (2 <sup>nd</sup> )  |   |   |   |   |   |   |   | ECC Code for Main area data (1 <sup>st</sup> )  |   |   |   |   |   |   |   |
|           | 8045h        | 1008Ah       | ECC Code for Spare area data (1 <sup>st</sup> ) |   |   |   |   |   |   |   | ECC Code for Main area data (3 <sup>rd</sup> )  |   |   |   |   |   |   |   |
|           | 8046h        | 1008Ch       | Reserved for the future use                     |   |   |   |   |   |   |   | ECC Code for Spare area data (2 <sup>nd</sup> ) |   |   |   |   |   |   |   |
|           | 8047h        | 1008Eh       | Free Usage                                      |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |   |

|           |              |              | Equivalent to 1word of NAND Flash               |   |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |
|-----------|--------------|--------------|-------------------------------------------------|---|---|---|---|---|---|---|---|-------------------------------------------------|---|---|---|---|---|---|
| Buf.      | Word Address | Byte Address | F                                               | E | D | C | B | A | 9 | 8 | 7 | 6                                               | 5 | 4 | 3 | 2 | 1 | 0 |
| DataS 1_3 | 8048h        | 10090h       | BI                                              |   |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |
|           | 8049h        | 10092h       | Managed by Internal ECC logic                   |   |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |
|           | 804Ah        | 10094h       | Reserved for the future use                     |   |   |   |   |   |   |   |   | Managed by Internal ECC logic                   |   |   |   |   |   |   |
|           | 804Bh        | 10096h       | Reserved for the current and future use         |   |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |
|           | 804Ch        | 10098h       | ECC Code for Main area data (2 <sup>nd</sup> )  |   |   |   |   |   |   |   |   | ECC Code for Main area data (1 <sup>st</sup> )  |   |   |   |   |   |   |
|           | 804Dh        | 1009Ah       | ECC Code for Spare area data (1 <sup>st</sup> ) |   |   |   |   |   |   |   |   | ECC Code for Main area data (3 <sup>rd</sup> )  |   |   |   |   |   |   |
|           | 804Eh        | 1009Ch       | Reserved for the future use                     |   |   |   |   |   |   |   |   | ECC Code for Spare area data (2 <sup>nd</sup> ) |   |   |   |   |   |   |
|           | 804Fh        | 1009Eh       | Free Usage                                      |   |   |   |   |   |   |   |   |                                                 |   |   |   |   |   |   |

**NOTE:**

- BI: Bad block Information

>Host can use complete spare area except BI and ECC code area. For example,

Host can write data to Spare area buffer except for the area controlled by ECC logic at program operation.

>In case of 'with ECC' mode, MuxOneNAND automatically generates ECC code for both main and spare data of memory during program operation, but does not update ECC code to spare bufferRAM during load operation.

>When loading/programming spare area, spare area BufferRAM address(BSA) and BufferRAM sector count(BSC) is chosen via Start buffer register as it is.

## 2.8 Registers

Section 2.8 of this specification provides information about the MuxOneNAND registers.

### 2.8.1 Register Address Map

This map describes the register addresses, register name, register description, and host accessibility.

| Address<br>(word order) | Address<br>(byte order) | Name                      | Host<br>Access | Description                                                                                                                                                                             |
|-------------------------|-------------------------|---------------------------|----------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| F000h                   | 1E000h                  | Manufacturer ID           | R              | Manufacturer identification                                                                                                                                                             |
| F001h                   | 1E002h                  | Device ID                 | R              | Device identification                                                                                                                                                                   |
| F002h                   | 1E004h                  | Version ID                | R              | N/A                                                                                                                                                                                     |
| F003h                   | 1E006h                  | Data Buffer size          | R              | Data buffer size                                                                                                                                                                        |
| F004h                   | 1E008h                  | Boot Buffer size          | R              | Boot buffer size                                                                                                                                                                        |
| F005h                   | 1E00Ah                  | Amount of<br>buffers      | R              | Amount of data/boot buffers                                                                                                                                                             |
| F006h                   | 1E00Ch                  | Technology                | R              | Info about technology                                                                                                                                                                   |
| F007h~F0FFh             | 1E00Eh~1E1FEh           | Reserved                  | -              | Reserved for user                                                                                                                                                                       |
| F100h                   | 1E200h                  | Start address 1           | R/W            | NAND Flash Block Address                                                                                                                                                                |
| F101h                   | 1E202h                  | Start address 2           | R/W            | N/A                                                                                                                                                                                     |
| F102h                   | 1E204h                  | Start address 3           | R/W            | Destination Block address for Copy back program                                                                                                                                         |
| F103h                   | 1E206h                  | Start address 4           | R/W            | Destination Page & Sector address for Copy back program                                                                                                                                 |
| F104h                   | 1E208h                  | Start address 5           | R/W            | Number of Page in Synchronous Burst Block Read                                                                                                                                          |
| F105h                   | 1E20Ah                  | Start address 6           | -              | N/A                                                                                                                                                                                     |
| F106h                   | 1E20Ch                  | Start address 7           | -              | N/A                                                                                                                                                                                     |
| F107h                   | 1E20Eh                  | Start address 8           | R/W            | NAND Flash Page & Sector address                                                                                                                                                        |
| F108h~F1FFh             | 1E210h~1E3FEh           | Reserved                  | -              | Reserved for user                                                                                                                                                                       |
| F200h                   | 1E400h                  | Start Buffer              | R/W            | Buffer Number for the page data transfer to/from the memory and the start Buffer Address<br>The meaning is with which buffer to start and how many buffers to use for the data transfer |
| F201h~F207h             | 1E402h~1E40Eh           | Reserved                  | -              | Reserved for user                                                                                                                                                                       |
| F208h~F21Fh             | 1E410h~1E43Eh           | Reserved                  | -              | Reserved for vendor specific purposes                                                                                                                                                   |
| F220h                   | 1E440h                  | Command                   | R/W            | Host control and memory operation commands                                                                                                                                              |
| F221h                   | 1E442h                  | System<br>Configuration 1 | R, R/W         | memory and Host Interface Configuration                                                                                                                                                 |
| F222h                   | 1E444h                  | System<br>Configuration 2 | -              | N/A                                                                                                                                                                                     |
| F223h~F22Fh             | 1E446h~1E45Eh           | Reserved                  | -              | Reserved for user                                                                                                                                                                       |
| F230h~F23Fh             | 1E460h~1E47Eh           | Reserved                  | -              | Reserved for vendor specific purposes                                                                                                                                                   |
| F240h                   | 1E480h                  | Controller Status         | R              | Controller Status and result of memory operation                                                                                                                                        |
| F241h                   | 1E482h                  | Interrupt                 | R/W            | Memory Command Completion Interrupt Status                                                                                                                                              |
| F242h~F24Bh             | 1E484h~1E496h           | Reserved                  | -              | Reserved for user                                                                                                                                                                       |
| F24Ch                   | 1E498h                  | Start<br>Block Address    | R/W            | Start memory block address in Write Protection mode                                                                                                                                     |

| Address<br>(word order) | Address<br>(byte order) | Name                             | Host<br>Access | Description                                                               |
|-------------------------|-------------------------|----------------------------------|----------------|---------------------------------------------------------------------------|
| F24Dh                   | 1E49Ah                  | Reserved                         | -              | Reserved for user                                                         |
| F24Eh                   | 1E49Ch                  | Write Protection<br>Status       | R              | Current memory Write Protection status<br>(unlocked/locked/tight-locked)  |
| F24Fh~FEFFh             | 1E49Eh~1FDFEh           | Reserved                         | -              | Reserved for user                                                         |
| FF00h                   | 1FE00h                  | ECC Status<br>Register           | R              | ECC status of sector                                                      |
| FF01h                   | 1FE02h                  | ECC Result of<br>main area data  | R              | ECC error position of Main area data error for first<br>selected Sector   |
| FF02h                   | 1FE04h                  | ECC Result of<br>spare area data | R              | ECC error position of Spare area data error for first<br>selected Sector  |
| FF03h                   | 1FE06h                  | ECC Result of<br>main area data  | R              | ECC error position of Main area data error for second<br>selected Sector  |
| FF04h                   | 1FE08h                  | ECC Result of<br>spare area data | R              | ECC error position of Spare area data error for second<br>selected Sector |
| FF05h                   | 1FE0Ah                  | ECC Result of<br>main area data  | R              | ECC error position of Main area data error for third<br>selected Sector   |
| FF06h                   | 1FE0Ch                  | ECC Result of<br>spare area data | R              | ECC error position of Spare area data error for third<br>selected Sector  |
| FF07h                   | 1FE0Eh                  | ECC Result of<br>main area data  | R              | ECC error position of Main area data error for fourth<br>selected Sector  |
| FF08h                   | 1FE10h                  | ECC Result of<br>spare area data | R              | ECC error position of Spare area data error for fourth<br>selected Sector |
| FF09h~FFFFh             | 1FE12h~1FFFEh           | Reserved                         | -              | Reserved for vendor specific purposes                                     |

## 2.8.2 Manufacturer ID Register F000h (R)

This Read register describes the manufacturer's identification.  
Samsung Electronics Company manufacturer's ID is 00ECh.

F000h, default = 00ECh

| 15      | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| ManufID |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

### 2.8.3 Device ID Register F001h (R)

This Read register describes the device.

F001h, see table for default.

| 15       | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| DeviceID |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

#### Device Identification

| Register information       | Description                                                                |
|----------------------------|----------------------------------------------------------------------------|
| DeviceID [1:0] Vcc         | 00 = 1.8V, 01 = 3.3V, 10/11 = reserved                                     |
| DeviceID [2] Muxed/Demuxed | 0 = Muxed, 1 = Demuxed                                                     |
| DeviceID [3] Single/DDP    | 0 = Single, 1 = DDP                                                        |
| DeviceID [7:4] Density     | 0000 = 128Mb, 0001 = 256Mb, 0010 = 512Mb, 0011 = 1Gb, 0100 = 2Gb, 0101=4Gb |
| DeviceID [8] Bottom Boot   | 0 = Bottom Boot                                                            |

#### Device ID Default

| Device     | DeviceID[15:0] |
|------------|----------------|
| KFM1216Q2B | 0020h          |

## 2.8.4 Version ID Register F002h

This Register is reserved for future use.

## 2.8.5 Data Buffer Size Register F003h (R)

This Read register describes the size of the Data Buffer.

F003h, default = 0800h

|             |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|-------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15          | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DataBufSize |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

### Data Buffer Size Information

| Register information | Description                                                                                                                    |
|----------------------|--------------------------------------------------------------------------------------------------------------------------------|
| DataBufSize          | Total data buffer size in Words equal to 2 buffers of 1024 Words each<br>(2 x 1024 = 2 <sup>11</sup> ) in the memory interface |



### 2.8.6 Boot Buffer Size Register F004h (R)

This Read register describes the size of the Boot Buffer.

F004h, default = 0200h

| 15          | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| BootBufSize |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

| Register Information | Description                                                                                                           |
|----------------------|-----------------------------------------------------------------------------------------------------------------------|
| BootBufSize          | Total boot buffer size in Words equal to 1 buffer of 512 Words<br>(1 x 512 = 2 <sup>9</sup> ) in the memory interface |

### 2.8.7 Number of Buffers Register F005h (R)

This Read register describes the number of each Buffer.

F005h, default = 0201h

| 15            | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7             | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------------|----|----|----|----|----|---|---|---------------|---|---|---|---|---|---|---|
| DataBufAmount |    |    |    |    |    |   |   | BootBufAmount |   |   |   |   |   |   |   |

#### Number of Buffers Information

| Register Information | Description                                           |
|----------------------|-------------------------------------------------------|
| DataBufAmount        | The number of data buffers = 2 (2 <sup>N</sup> , N=1) |
| BootBufAmount        | The number of boot buffers = 1 (2 <sup>N</sup> , N=0) |

### 2.8.8 Technology Register F006h (R)

This Read register describes the internal NAND array technology.

F006h, default = 0000h

| 15   | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| Tech |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

#### Technology Information

| Technology | Register Setting |
|------------|------------------|
| NAND SLC   | 0000h            |
| NAND MLC   | 0001h            |
| Reserved   | 0002h ~ FFFFh    |

### 2.8.9 Start Address1 Register F100h (R/W)

This Read/Write register describes the NAND Flash block address which will be loaded, programmed, or erased.

F100h, default = 0000h

| 15             | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7   | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------------|----|----|----|----|----|---|---|-----|---|---|---|---|---|---|---|
| Reserved(0000) |    |    |    |    |    |   |   | FBA |   |   |   |   |   |   |   |

| Device | Number of Block | FBA      |
|--------|-----------------|----------|
| 512Mb  | 512             | FBA[8:0] |

#### Start Address1 Information

| Register Information | Description              |
|----------------------|--------------------------|
| FBA                  | NAND Flash Block Address |

### 2.8.10 Start Address2 Register F101h (R/W)

This register is reserved for future use.

## 2.8.11 Start Address3 Register F102h (R/W)

This Read/Write register describes the NAND Flash destination block address which will be copy back programmed. Also, this register indicates the block address for the first page to be read in Cache Read Operation.

F102h, default = 0000h

| 15                | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7    | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------------|----|----|----|----|----|---|---|------|---|---|---|---|---|---|---|
| Reserved(0000000) |    |    |    |    |    |   |   | FCBA |   |   |   |   |   |   |   |

| Device | Number of Block | FBA       |
|--------|-----------------|-----------|
| 512Mb  | 512             | FCBA[8:0] |

### Start Address3 Information

| Register Information | Description                                                                                                 |
|----------------------|-------------------------------------------------------------------------------------------------------------|
| FCBA                 | NAND Flash Copy Back Block Address &<br>Block Address for the first page to be read in Cache Read Operation |

## 2.8.12 Start Address4 Register F103h (R/W)

This Read/Write register describes the NAND Flash destination page address in a block and the NAND Flash destination sector address in a page for copy back programming. Also, this register describes the first page and sector address to be loaded in Cache Read Operation.

F103h, default = 0000h

| 15                 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7    | 6 | 5 | 4 | 3 | 2 | 1                  | 0 |
|--------------------|----|----|----|----|----|---|---|------|---|---|---|---|---|--------------------|---|
| Reserved(00000000) |    |    |    |    |    |   |   | FCPA |   |   |   |   |   | FCSA <sup>1)</sup> |   |

Note 1) In case of 'Cache Read Operation', FCSA has to be set to 00.

### Start Address4 Information

| Item | Description                                                                 | Default Value | Range                                   |
|------|-----------------------------------------------------------------------------|---------------|-----------------------------------------|
| FCPA | NAND Flash Copy Back Page Address &<br>First Page Address of Cache Read     | 000000        | 000000 ~ 111111,<br>6 bits for 64 pages |
| FCSA | NAND Flash Copy Back Sector Address &<br>First Sector Address of Cache Read | 00            | 00 ~ 11,<br>2 bits for 4 sectors        |

### 2.8.13 Start Address5 Register F104h (R/W)

This Read/Write register describes the number of page in Synchronous Burst Block Read.

F104h, default = 0000h

| 15                   | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5   | 4 | 3 | 2 | 1 | 0 |
|----------------------|----|----|----|----|----|---|---|---|---|-----|---|---|---|---|---|
| Reserved(0000000000) |    |    |    |    |    |   |   |   |   | FPC |   |   |   |   |   |

#### Flash Page Count (FPC) Information

| FPC              | Number of Page |
|------------------|----------------|
| 000000 (Default) | 64 page        |
| 000011           | 3 page         |
| 000100           | 4 page         |
| ..               | ..             |
| 111111           | 63 page        |

Note) Synchronous Burst Block Read are NOT able to be performed with 1 or 2pages.

### 2.8.14 Start Address6 Register F105h

This register is reserved for future use.

### 2.8.15 Start Address7 Register F106h

This register is reserved for future use.

### 2.8.16 Start Address8 Register F107h (R/W)

This Read/Write register describes the NAND Flash start page address in a block for a page load, copy back program, or program operation and the NAND Flash start sector address in a page for a load, copy back program, or program operation.

F107h, default = 0000h

| 15                  | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7   | 6 | 5 | 4 | 3 | 2 | 1                 | 0 |
|---------------------|----|----|----|----|----|---|---|-----|---|---|---|---|---|-------------------|---|
| Reserved (00000000) |    |    |    |    |    |   |   | FPA |   |   |   |   |   | FSA <sup>1)</sup> |   |

Note 1) In case of ' Synchronous Burst Block Read', 'Cache Read Operation', FSA has to be set to 00.

#### Start Address8 Information

| Item | Description               | Default Value | Range                                   |
|------|---------------------------|---------------|-----------------------------------------|
| FPA  | NAND Flash Page Address   | 000000        | 000000 ~ 111111,<br>6 bits for 64 pages |
| FSA  | NAND Flash Sector Address | 00            | 00 ~ 11,<br>2 bits for 4 sectors        |

## 2.8.17 Start Buffer Register F200h (R/W)

This Read/Write register describes the BufferRAM Sector Count (BSC) and BufferRAM Sector Address (BSA).

The BufferRAM Sector Count (BSC) field specifies the number of sectors to be loaded, programmed, or copy back programmed. At 00 value (the default value), the number of sector is "4". If the internal RAM buffer reaches its maximum value of 11, it will count up to 0 value to meet the BSC value. For example, if BSA = 1101, BSC = 00, then the selected BufferRAM will count up from '1101 → 1110 → 1111 → 1100'.

The BufferRAM Sector Address (BSA) is the sector 0~3 address in the internal BootRAM and DataRAM where data is placed.

F200h, default = 0000h


| 15             | 14 | 13 | 12 | 11  | 10 | 9 | 8 | 7                | 6 | 5 | 4 | 3 | 2 | 1   | 0 |
|----------------|----|----|----|-----|----|---|---|------------------|---|---|---|---|---|-----|---|
| Reserved(0000) |    |    |    | BSA |    |   |   | Reserved(000000) |   |   |   |   |   | BSC |   |

Note) In case of 'Cache Read', BSA has to be set to 1000, and BSC has to be set to 00.

In case of 'Synchronous Burst Block Read', BSA has to be set to 1000 or 1100, and BSC has to be set to 00.

### Start Address8 Information

| Item     | Description                                                                                                                           |
|----------|---------------------------------------------------------------------------------------------------------------------------------------|
| BSA[3]   | Selection bit between BootRAM and DataRAM                                                                                             |
| BSA[2]   | Selection bit between DataRAM0 and DataRAM1                                                                                           |
| BSA[1:0] | Selection bit between Sector0 and Sector1 in the internal BootRAM<br>Selection bit between Sector0 to Sector3 in the internal DataRAM |



| BSC | Number of Sectors |
|-----|-------------------|
| 01  | 1 sector          |
| 10  | 2 sector          |
| 11  | 3 sector          |
| 00  | 4 sector          |

## 2.8.18 Command Register F220h (R/W)

Command can be issued by two following methods, and user may select one way or the other to issue appropriate command;

1. Write command into Command Register when INT is at ready state. INT will automatically turn to busy state as command is issued. Once the desired operation is completed, INT will go back ready state.
2. Write 0000h to INT bit of Interrupt Status Register, and then write command into Command Register. Once the desired operation is completed, INT will go back to ready state.  
(00F0h and 00F3h may be accepted during busy state of some operations. Refer to the rightmost column of the command register table below.)

F220h, default = 0000h

| 15      | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| Command |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

| CMD   | Operation                                                          | Acceptable command during busy |
|-------|--------------------------------------------------------------------|--------------------------------|
| 0000h | Load single/multiple sector data unit into buffer                  | 00F0h, 00F3h                   |
| 0013h | Load single/multiple spare sector into buffer                      | 00F0h, 00F3h                   |
| 0080h | Program single/multiple sector data unit from buffer <sup>1)</sup> | 00F0h, 00F3h                   |
| 001Ah | Program single/multiple spare data unit from buffer                | 00F0h, 00F3h                   |
| 001Bh | Copy back Program operation                                        | 00F0h, 00F3h                   |
| 0023h | Unlock NAND array a block                                          | 00F0h, 00F3h                   |
| 002Ah | Lock NAND array a block                                            | 00F0h, 00F3h                   |
| 002Ch | Lock-tight NAND array a block                                      | 00F0h, 00F3h                   |
| 0027h | All Block Unlock                                                   | 00F0h, 00F3h                   |
| 0071h | Erase Verify Read                                                  | 00F0h, 00F3h                   |
| 000Eh | Cache Read                                                         | 00F0h, 00F3h                   |
| 000Ch | Finish Cache Read                                                  | 00F0h, 00F3h                   |
| 000Ah | Synchronous Burst Block Read                                       | 00F0h, 00F3h                   |
| 0094h | Block Erase                                                        | 00F0h, 00F3h                   |
| 0095h | Multi-Block Erase                                                  | 00F0h, 00F3h                   |
| 00B0h | Erase Suspend                                                      | 00F0h, 00F3h                   |
| 0030h | Erase Resume                                                       | 00F0h, 00F3h                   |
| 00F0h | Reset NAND Flash Core                                              | -                              |
| 00F3h | Reset OneNAND <sup>2)</sup>                                        | -                              |
| 0065h | OTP Access                                                         | 00F0h, 00F3h                   |

**NOTE:**

1) 0080h programs both main and spare area, while 001Ah programs only spare area. Refer to chapter 5.9 for NOP limits in issuing these commands.

When using 0080h and 001Ah command, Read-only part in spare area must be masked by FF. (Refer to chapter 2.7.2)

2) 'Reset MuxOneNAND' (=Hot reset) command makes the registers and NAND Flash core into default state.

## 2.8.18.1 Two Methods to Clear Interrupt Register in Command Input

To clear Interrupt Register in command input, user may select one from either following methods.

First method is to turn INT low by manually writing 0000h to INT bit of Interrupt Register. <sup>1)</sup>

Second method is input command while INT is high, and the device will automatically turn INT to low. <sup>1)</sup>  
(Second method is equivalent with method used in general NAND Flash)


User may choose the desirable method to clear Interrupt Register.

### Method 1: Manually set INT=0 before writing command into Command Register: Manual INT Mode

(1) Clear Interrupt Register (F241h) by writing 0000h into INT bit of Interrupt Register. This operation will make INT pin turn low. <sup>1)</sup>

(2) Write command into Command Register. This will make the device to perform the designated operation.

(3) INT pin will turn back to high once the operation is completed. <sup>1)</sup>




Note 1) INT pin polarity is based on 'IOBE=1 and INT pol=1 (default)' setting

### Method 2: Write command into Command Register at INT ready state: Auto INT Mode

(1) Write command into Command Register. This will automatically turn INT from high to low. <sup>1)</sup>

(2) INT pin will turn back to high once the operation is completed. <sup>1)</sup>



Note 1) INT pin polarity is based on 'IOBE=1 and INT pol=1 (default)' setting

## 2.8.19 System Configuration 1 Register F221h (R, R/W)

This Read/Write register describes the system configuration.

F221h, default = 40C0h

| 15  | 14   | 13 | 12 | 11  | 10 | 9 | 8   | 7          | 6          | 5    | 4           | 3            | 2   | 1   | 0    |
|-----|------|----|----|-----|----|---|-----|------------|------------|------|-------------|--------------|-----|-----|------|
| R/W | R/W  |    |    | R/W |    |   | R/W | R/W        | R/W        | R/W  | R/W         | R            | R/W | R/W | R    |
| RM  | BRWL |    |    | BL  |    |   | ECC | RDY<br>pol | INT<br>pol | IOBE | RDY<br>Conf | Reser<br>ved | HF  | WM  | BWPS |

### Read Mode (RM)

| RM | Read Mode                  |
|----|----------------------------|
| 0  | Asynchronous read(default) |
| 1  | Synchronous read           |

### Read Mode Information[15]

| Item | Definition | Description                                                      |
|------|------------|------------------------------------------------------------------|
| RM   | Read Mode  | Selects between asynchronous read mode and synchronous read mode |

### Burst Read Write Latency (BRWL)

| BRWL          | Latency Cycles (Read/Write) |                       |                      |
|---------------|-----------------------------|-----------------------|----------------------|
|               | under 40MHz<br>(HF=0)       | 40MHz~66MHz<br>(HF=0) | over 66MHz<br>(HF=1) |
| 000~010       | Reserved                    |                       |                      |
| 011           | 3(up to 40MHz. min)         | 3(N/A)                | 3(N/A)               |
| 100 (default) | 4                           | 4(min.)               | 4(N/A)               |
| 101           | 5                           | 5                     | 5(N/A)               |
| 110           | 6                           | 6                     | 6(min.)              |
| 111           | 7                           | 7                     | 7                    |

\* Default value of BRWL and HF value is BRWL=4, HF=0.

For host frequency over 66MHz, BRWL should be 6 or 7 while HF is 1.

For host frequency range of 40MHz~66MHz, BRWL should be set to 4~7 while HF is 0.

For host frequency under 40MHz, BRWL should be set to 3~7 while HF is 0.

### Burst Read Write Latency (BRWL) Information[14:12]

| Item | Definition                                  | Description                                                                            |
|------|---------------------------------------------|----------------------------------------------------------------------------------------|
| BRWL | Burst Read Latency /<br>Burst Write Latency | Specifies the access latency in the burst read / write transfer for the initial access |



## Burst Length (BL)

Hosts must follow burst length set by BL when reading data in synchronous burst read.

| BL      | Burst Length(Main)         | Burst Length(Spare) |
|---------|----------------------------|---------------------|
| 000     | Continuous(default)        |                     |
| 001     | 4 words                    |                     |
| 010     | 8 words                    |                     |
| 011     | 16 words                   |                     |
| 100     | 32 words                   | N/A                 |
| 101     | 1K words (Block Read Only) | N/A                 |
| 110~111 | Reserved                   |                     |

Note 1) For normal synchronous burst read, setting BL=000 (continuous) will read 1K words, depending on the number of clocks. In using Synchronous Burst Block Read,

setting BL=000 (continuous) will read the amount of data in a block set by number of page register.

Note 2) Even in using Synchronous Burst Block Read, it is possible to use above burst length by setting BL register by following the above table.

## Burst Length (BL) Information[11:9]

| Item | Definition   | Description                                                                                                                                                  |
|------|--------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BL   | Burst Length | Specifies the size of the burst length during a synchronous linear burst read and wrap around. And also burst length during a synchronous linear burst write |

## Error Correction Code (ECC) Information[8]

| Item | Definition                      | Description                                                        |
|------|---------------------------------|--------------------------------------------------------------------|
| ECC  | Error Correction Code Operation | 0 = with correction (default)<br>1 = without correction (bypassed) |

## RDY Polarity (RDYpol) Information[7]

| Item   | Definition          | Description                                       |
|--------|---------------------|---------------------------------------------------|
| RDYpol | RDY signal polarity | 1 = high for ready (default)<br>0 = low for ready |

## INT Polarity (INTpol) Information[6]

| INTpol      | INT bit of Interrupt Status Register | INT Pin output |
|-------------|--------------------------------------|----------------|
| 0           | 0 (busy)                             | High           |
|             | 1 (ready)                            | Low            |
| 1 (default) | 0 (busy)                             | Low            |
|             | 1 (ready)                            | High           |

## I/O Buffer Enable (IOBE)

IOBE is the I/O Buffer Enable for the INT and RDY signals. At startup, INT and RDY outputs are High-Z. Bits 6 and 7 become valid after IOBE is set to "1". IOBE can be reset by a Cold Reset or by writing "0" to bit 5 of System Configuration1 Register.

### I/O Buffer Enable Information[5]

| Item | Definition                                | Description                         |
|------|-------------------------------------------|-------------------------------------|
| IOBE | I/O Buffer Enable for INT and RDY signals | 0 = disable (default)<br>1 = enable |

## RDY Configuration (RDY conf)

### RDY Configuration Information[4]

| Item     | Definition        | Description                                                                |
|----------|-------------------|----------------------------------------------------------------------------|
| RDY conf | RDY configuration | 0=active with valid data (default)<br>1=active one clock before valid data |

## HF Enable (HF)

| HF | Description                           |
|----|---------------------------------------|
| 0  | HF Disable (default, 66Mhz and under) |
| 1  | HF Enable (over 66MHz)                |

### HF Information[2]

| Item | Definition     | Description                              |
|------|----------------|------------------------------------------|
| HF   | High Frequency | Selects between HF Disable and HF Enable |

## Write Mode (WM)

| WM | Write Mode                  |
|----|-----------------------------|
| 0  | Asynchronous Write(default) |
| 1  | Synchronous Write           |

## Write Mode Information[1]

| Item | Definition | Description                                                        |
|------|------------|--------------------------------------------------------------------|
| WM   | Write Mode | Selects between asynchronous Write Mode and synchronous Write Mode |

## MRS(Mode register Setting) Description

| RM             | WM | Mode Description                     |
|----------------|----|--------------------------------------|
| 0              | 0  | Asynch Read & Asynch Write (Default) |
| 1              | 0  | Sync Read & Asynch Write             |
| 1              | 1  | Sync Read & Synch Write              |
| The other Case |    | Reserved <sup>1)</sup>               |

Note)

1. Operation not guaranteed for cases not defined in above table.

## Boot Buffer Write Protect Status(BWPS)

## Boot Buffer Write Protect Status Information[0]

| Item | Definition                       | Description     |
|------|----------------------------------|-----------------|
| BWPS | Boot Buffer Write Protect Status | 0=locked(fixed) |

## 2.8.20 System Configuration 2 Register F222h

This register is reserved for future use.

## 2.8.21 Controller Status Register F240h (R)

This Read register shows the overall internal status of the OneNAND and the controller.

F240h, default = 0000h

| 15   | 14   | 13   | 12   | 11    | 10    | 9   | 8               | 7    | 6    | 5                 | 4              | 3 | 2 | 1 | 0         |
|------|------|------|------|-------|-------|-----|-----------------|------|------|-------------------|----------------|---|---|---|-----------|
| OnGo | Lock | Load | Prog | Erase | Error | Sus | Reserved<br>(0) | RSTB | OTPL | OTP <sub>BL</sub> | Reserved(0000) |   |   |   | TO<br>(0) |

### OnGo

This bit shows the overall internal status of the OneNAND device.

#### OnGo Information[15]

| Item | Definition             | Description           |
|------|------------------------|-----------------------|
| OnGo | Internal Device Status | 0 = ready<br>1 = busy |

### Lock

This bit shows whether the host is loading data from the NAND Flash array into the locked BootRAM or whether the host is performing a program/erase of a locked block of the NAND Flash array.

#### Lock Information[14]

| Lock | Locked/Unlocked Check Result |
|------|------------------------------|
| 0    | Unlocked                     |
| 1    | Locked                       |

### Load

This bit shows the Load Operation status.

#### Load Information[13]

| Item | Definition            | Description                                                                   |
|------|-----------------------|-------------------------------------------------------------------------------|
| Load | Load Operation status | 0 = ready (default)<br>1 = busy or error (see controller status output modes) |

## Program

This bit shows the Program Operation status.

### Program Information[12]

| Item | Definition               | Description                                                                   |
|------|--------------------------|-------------------------------------------------------------------------------|
| Prog | Program Operation status | 0 = ready (default)<br>1 = busy or error (see controller status output modes) |

## Erase

This bit shows the Erase Operation status.

### Erase Information[11]

| Item  | Definition             | Description                                                                   |
|-------|------------------------|-------------------------------------------------------------------------------|
| Erase | Erase Operation status | 0 = ready (default)<br>1 = busy or error (see controller status output modes) |

## Error

This bit shows the overall Error status, including Load Reset, Program Reset, and Erase Reset status.

### Error Information[10]

| Error | Sector/Page Load/Program/CopyBack Program and Invalid Command Input |
|-------|---------------------------------------------------------------------|
| 0     | Pass                                                                |
| 1     | Fail                                                                |

## Erase Suspend (Sus)

This bit shows the Erase Suspend status.

### Sus Information[9]

| Sus | Erase Suspend Status                                                                                                      |
|-----|---------------------------------------------------------------------------------------------------------------------------|
| 0   | Erase Resume(Default)                                                                                                     |
| 1   | Erase Suspend, Program Ongoing(Susp.), Load Ongoing(Susp.), Program Fail(Susp.), Load Fail(Susp.), Invalid Command(Susp.) |

## Reset / Busy (RSTB)

This bit shows the Reset Operation status.

### RSTB Information[7]

| Item | Definition             | Description                                                          |
|------|------------------------|----------------------------------------------------------------------|
| RSTB | Reset Operation Status | 0 = ready (default)<br>1 = busy (see controller status output modes) |

## OTP Lock Status (OTPL)

This bit shows whether the OTP block is locked or unlocked. Locking the OTP has the effect of a 'write-protect' to guard against accidental re-programming of data stored in the OTP block.  
The OTPL status bit is automatically updated at power-on.

### OTP Lock Information[6]

| OTPL | OTP Locked/Unlocked Status                       |
|------|--------------------------------------------------|
| 0    | OTP Block Unlock Status(Default)                 |
| 1    | OTP Block Lock Status(Disable OTP Program/Erase) |

## 1st Block OTP Lock Status (OTPL)

This bit shows whether the 1st Block OTP is locked or unlocked.  
Locking the 1st Block OTP has the effect of a 'Program/Erase protect' to guard against accidental re-programming of data stored in the 1st block.  
The OTPL status bit is automatically updated at power-on.

### OTP Lock Information[5]

| OTPL | 1st Block OTP Locked/Unlocked Status                          |
|------|---------------------------------------------------------------|
| 0    | 1st Block OTP Unlock Status(Default)                          |
| 1    | 1st Block OTPLock Status(Disable 1st Block OTP Program/Erase) |

## Time Out (TO)

This bit determines if there is a time out for load, program, copy back program, and erase operations. It is fixed at 'no time out'.

### TO Information[0]

| Item | Definition | Description     |
|------|------------|-----------------|
| TO   | Time Out   | 0 = no time out |

## Controller Status Register Output Modes

| Mode                                    | Controller Status Register [15:0] |      |      |      |       |       |     |             |      |                 |                 |             |     |
|-----------------------------------------|-----------------------------------|------|------|------|-------|-------|-----|-------------|------|-----------------|-----------------|-------------|-----|
|                                         | [15]                              | [14] | [13] | [12] | [11]  | [10]  | [9] | [8]         | [7]  | [6]             | [5]             | [4:1]       | [0] |
|                                         | OnGo                              | Lock | Load | Prog | Erase | Error | Sus | Reserved(0) | RSTB | OTPL<br>(note4) | OTPL<br>(note5) | Reserved(0) | TO  |
| Load / Cache Read Ongoing <sup>6)</sup> | 1                                 | 0    | 1    | 0    | 0     | 0     | 0   | 0           | 0    | 0/1             | 0/1             | 0000        | 0   |
| Program Ongoing                         | 1                                 | 0    | 0    | 1    | 0     | 0     | 0   | 0           | 0    | 0/1             | 0/1             | 0000        | 0   |
| Erase Ongoing                           | 1                                 | 0    | 0    | 0    | 1     | 0     | 0   | 0           | 0    | 0/1             | 0/1             | 0000        | 0   |
| Reset Ongoing                           | 1                                 | 0    | 0    | 0    | 0     | 0     | 0   | 0           | 1    | 0/1             | 0/1             | 0000        | 0   |
| Multi-Block Erase Ongoing               | 1                                 | 0    | 0    | 0    | 1     | 0     | 0   | 0           | 0    | 0/1             | 0/1             | 0000        | 0   |
| Erase Verify Read Ongoing               | 1                                 | 0    | 0    | 0    | 0     | 0     | 0   | 0           | 0    | 0/1             | 0/1             | 0000        | 0   |
| Load / Cache Read OK <sup>6)</sup>      | 0                                 | 0    | 0    | 0    | 0     | 0     | 0   | 0           | 0    | 0/1             | 0/1             | 0000        | 0   |
| Program OK                              | 0                                 | 0    | 0    | 0    | 0     | 0     | 0   | 0           | 0    | 0/1             | 0/1             | 0000        | 0   |
| Erase OK                                | 0                                 | 0    | 0    | 0    | 0     | 0     | 0   | 0           | 0    | 0/1             | 0/1             | 0000        | 0   |
| Erase Verify Read OK <sup>3)</sup>      | 0                                 | 0    | 0    | 0    | 0     | 0     | 0   | 0           | 0    | 0/1             | 0/1             | 0000        | 0   |
| Load Fail <sup>1)</sup>                 | 0                                 | 0    | 1    | 0    | 0     | 1     | 0   | 0           | 0    | 0/1             | 0/1             | 0000        | 0   |
| Program Fail                            | 0                                 | 0    | 0    | 1    | 0     | 1     | 0   | 0           | 0    | 0/1             | 0/1             | 0000        | 0   |
| Erase Fail                              | 0                                 | 0    | 0    | 0    | 1     | 1     | 0   | 0           | 0    | 0/1             | 0/1             | 0000        | 0   |
| Cache Read Fail                         | 1                                 | 0    | 1    | 0    | 0     | 1     | 0   | 0           | 0    | 0/1             | 0/1             | 0000        | 0   |
| Erase Verify Read Fail <sup>3)</sup>    | 0                                 | 0    | 0    | 0    | 1     | 1     | 0   | 0           | 0    | 0/1             | 0/1             | 0000        | 0   |
| Load Reset <sup>2)</sup>                | 0                                 | 0    | 1    | 0    | 0     | 1     | 0   | 0           | 1    | 0/1             | 0/1             | 0000        | 0   |
| Program Reset                           | 0                                 | 0    | 0    | 1    | 0     | 1     | 0   | 0           | 1    | 0/1             | 0/1             | 0000        | 0   |
| Erase Reset                             | 0                                 | 0    | 0    | 0    | 1     | 1     | 0   | 0           | 1    | 0/1             | 0/1             | 0000        | 0   |
| Erase Suspend                           | 0                                 | 0    | 0    | 0    | 1     | 0     | 1   | 0           | 0    | 0/1             | 0/1             | 0000        | 0   |
| Program Lock                            | 0                                 | 1    | 0    | 1    | 0     | 1     | 0   | 0           | 0    | 0/1             | 0/1             | 0000        | 0   |
| Erase Lock                              | 0                                 | 1    | 0    | 0    | 1     | 1     | 0   | 0           | 0    | 0/1             | 0/1             | 0000        | 0   |
| Load Lock(Buffer Lock)                  | 0                                 | 1    | 1    | 0    | 0     | 1     | 0   | 0           | 0    | 0/1             | 0/1             | 0000        | 0   |
| OTP Program Fail(Lock)                  | 0                                 | 1    | 0    | 1    | 0     | 1     | 0   | 0           | 0    | 1               | 1               | 0000        | 0   |
| OTP Program Fail                        | 0                                 | 0    | 0    | 1    | 0     | 1     | 0   | 0           | 0    | 0               | 0               | 0000        | 0   |
| OTP Erase Fail                          | 0                                 | 1    | 0    | 0    | 1     | 1     | 0   | 0           | 0    | 0/1             | 0/1             | 0000        | 0   |
| Program Ongoing(Susp.)                  | 1                                 | 0    | 0    | 1    | 1     | 0     | 1   | 0           | 0    | 0/1             | 0/1             | 0000        | 0   |
| Load Ongoing(Susp.)                     | 1                                 | 0    | 1    | 0    | 1     | 0     | 1   | 0           | 0    | 0/1             | 0/1             | 0000        | 0   |
| Program Fail(Susp.)                     | 0                                 | 0    | 0    | 1    | 1     | 1     | 1   | 0           | 0    | 0/1             | 0/1             | 0000        | 0   |
| Load Fail(Susp.)                        | 0                                 | 0    | 1    | 0    | 1     | 1     | 1   | 0           | 0    | 0/1             | 0/1             | 0000        | 0   |
| Invalid Command                         | 0                                 | 0    | 0    | 0    | 0     | 1     | 0   | 0           | 0    | 0/1             | 0/1             | 0000        | 0   |
| Invalid Command(Susp.)                  | 0                                 | 0    | 0    | 0    | 1     | 1     | 1   | 0           | 0    | 0/1             | 0/1             | 0000        | 0   |

### NOTE:

1. ERM and/or ERs bits in ECC status register at Load Fail case is 10. (2bits error - uncorrectable)  
If 2 bit error occurs during Synchronous Burst Block Read Operation, Load Fail mode will be shown.
2. ERM and ERs bits in ECC status register at Load Reset case are 00. (No error)
3. Multi Block Erase status should be checked by Erase Verify Read operation.
4. "1" for OTP Block Lock, "0" for OTP Block Unlock.
5. "1" for 1st Block OTP Lock, "0" for 1st Block OTP Unlock.
6. During Cache Read Operation, Load/Cache Read Ongoing mode will be shown at the INT high after 'Cache Read' Command.  
Load/Cache Read OK mode will be shown only at the completion of 'Finish Cache Read' Command.

## 2.8.22 Interrupt Status Register F241h (R/W)

This Read/Write register shows status of the OneNAND interrupts.

F241h, defaults = 8080h after Cold Reset; 8010h after Warm/Hot Reset

| 15  | 14                | 13 | 12 | 11 | 10 | 9 | 8 | 7  | 6  | 5  | 4    | 3              | 2 | 1 | 0 |
|-----|-------------------|----|----|----|----|---|---|----|----|----|------|----------------|---|---|---|
| INT | Reserved(0000000) |    |    |    |    |   |   | RI | WI | EI | RSTI | Reserved(0000) |   |   |   |

### Interrupt (INT)

This is the master interrupt bit. The INT bit is wired directly to the INT pin on the chip. Upon writing '0' to the INT bit, the INT pin goes low if INTpol is high and goes high if INTpol is low.

#### INT Interrupt [15]

| Status             | Conditions                                                                                                                     | Default State |          | Valid State | Interrupt Function |
|--------------------|--------------------------------------------------------------------------------------------------------------------------------|---------------|----------|-------------|--------------------|
|                    |                                                                                                                                | Cold          | Warm/hot |             |                    |
|                    |                                                                                                                                | 1             | 1        | 0           | off                |
| sets itself to '1' | One or more of RI, WI, RSTI and EI is set to '1', or 0065h, 0023h, 0071h, 002Ah, 0027h and 002Ch commands are completed.       |               |          | 0→1         | Pending            |
| clears to '0'      | '0' is written to this bit, Cold/Warm/Hot reset is being performed, or command is written to Command Register in INT auto mode |               |          | 1→0         | off                |

### Read Interrupt (RI)

This is the Read interrupt bit.

#### RI Interrupt [7]

| Status             | Conditions                                                                                                                     | Default State |          | Valid State | Interrupt Function |
|--------------------|--------------------------------------------------------------------------------------------------------------------------------|---------------|----------|-------------|--------------------|
|                    |                                                                                                                                | Cold          | Warm/hot |             |                    |
|                    |                                                                                                                                | 1             | 0        | 0           | off                |
| sets itself to '1' | At the completion of an Load Operation (0000h, 000Eh, 000Ch, 000Ah, 0013h, Load Data into Buffer, or boot is done)             |               |          | 0→1         | Pending            |
| clears to '0'      | '0' is written to this bit, Cold/Warm/Hot reset is being performed, or command is written to Command Register in INT auto mode |               |          | 1→0         | off                |



## Write Interrupt (WI)

This is the Write interrupt bit.

### WI Interrupt [6]

| Status             | Conditions                                                                                                                     | Default State |          | Valid State | Interrupt Function |
|--------------------|--------------------------------------------------------------------------------------------------------------------------------|---------------|----------|-------------|--------------------|
|                    |                                                                                                                                | Cold          | Warm/hot |             |                    |
|                    |                                                                                                                                | 0             | 0        | 0           | off                |
| sets itself to '1' | At the completion of an Program Operation (0080h, 001Ah, 001Bh)                                                                |               |          | 0→1         | Pending            |
| clears to '0'      | '0' is written to this bit, Cold/Warm/Hot reset is being performed, or command is written to Command Register in INT auto mode |               |          | 1→0         | off                |

## Erase Interrupt (EI)

This is the Erase interrupt bit.

### EI Interrupt [5]

| Status             | Conditions                                                                                                                     | Default State |          | Valid State | Interrupt Function |
|--------------------|--------------------------------------------------------------------------------------------------------------------------------|---------------|----------|-------------|--------------------|
|                    |                                                                                                                                | Cold          | Warm/hot |             |                    |
|                    |                                                                                                                                | 0             | 0        | 0           | off                |
| sets itself to '1' | At the completion of an Erase Operation (0094h, 0095h, 0030h)                                                                  |               |          | 0→1         | Pending            |
| clears to '0'      | '0' is written to this bit, Cold/Warm/Hot reset is being performed, or command is written to Command Register in INT auto mode |               |          | 1→0         | off                |

## Reset Interrupt (RSTI)

This is the Reset interrupt bit.

### RSTI Interrupt [4]

| Status             | Conditions                                                                              | Default State |          | Valid State | Interrupt Function |
|--------------------|-----------------------------------------------------------------------------------------|---------------|----------|-------------|--------------------|
|                    |                                                                                         | Cold          | Warm/hot |             |                    |
|                    |                                                                                         | 0             | 1        | 0           | off                |
| sets itself to '1' | At the completion of an Reset Operation (00B0h, 00F0h, 00F3h or warm reset is released) |               |          | 0→1         | Pending            |
| clears to '0'      | '0' is written to this bit, or command is written to Command Register in INT auto mode  |               |          | 1→0         | off                |

### 2.8.23 Start Block Address Register F24Ch (R/W)

This Read/Write register shows the NAND Flash block address in the Write Protection mode. Setting this register precedes a 'Lock Block' command, 'Unlock Block' command, or 'Lock-Tight' Command.

F24Ch, default = 0000h

| 15               | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7   | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------------------|----|----|----|----|----|---|---|-----|---|---|---|---|---|---|---|
| Reserved(000000) |    |    |    |    |    |   |   | SBA |   |   |   |   |   |   |   |

| Device | Number of Block | SBA   |
|--------|-----------------|-------|
| 512Mb  | 512             | [8:0] |

SBA Information[8:0]

| Item | Definition          | Description                                               |
|------|---------------------|-----------------------------------------------------------|
| SBA  | Start Block Address | Precedes Lock Block, Unlock Block, or Lock-Tight commands |

### 2.8.24 End Block Address Register F24Dh

This register is reserved for future use.

### 2.8.25 NAND Flash Write Protection Status Register F24Eh (R)

This Read register shows the Write Protection Status of the NAND Flash memory array. To read the write protection status, FBA has to be set before reading the register.

F24Eh, default = 0002h

| 15                       | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2  | 1  | 0   |
|--------------------------|----|----|----|----|----|---|---|---|---|---|---|---|----|----|-----|
| Reserved(00000000000000) |    |    |    |    |    |   |   |   |   |   |   |   | US | LS | LTS |

Write Protection Status Information[2:0]

| Item | Definition          | Description                                                                                      |
|------|---------------------|--------------------------------------------------------------------------------------------------|
| US   | Unlocked Status     | 1 = current NAND Flash block is unlocked                                                         |
| LS   | Locked Status       | 1 = current NAND Flash block is locked<br>Or First Block of NAND Flash Array is Locked to be OTP |
| LTS  | Locked-Tight Status | 1 = current NAND Flash block is locked-tight                                                     |

## 2.8.26 ECC Status Register FF00h (R)

This Read register shows the Error Correction Status. The MuxOneNAND can detect 1- or 2-bit errors and correct 1-bit errors. 3-bit or more error detection and correction is not supported.

ECC can be performed on the NAND Flash main and spare memory areas. The ECC status register can also show the number of errors in a sector as a result of an ECC check in during a load operation. ECC status bits are also updated during a boot loading operation.

ECC registers will be reset when another command is issued.

FF00h, default = 0000h

| 15   | 14 | 13   | 12 | 11   | 10 | 9    | 8 | 7    | 6 | 5    | 4 | 3    | 2 | 1                  | 0 |
|------|----|------|----|------|----|------|---|------|---|------|---|------|---|--------------------|---|
| ERm3 |    | ERs3 |    | ERm2 |    | ERs2 |   | ERm1 |   | ERs1 |   | ERm0 |   | ERs0 <sup>1)</sup> |   |

Note 1) After Synchronous Block Burst Read operation, DQ[0] shows accumulated 1bit error.

### Error Status

| ERm, ERs | ECC Status                  |
|----------|-----------------------------|
| 00       | No Error                    |
| 01       | 1 bit error(correctable)    |
| 10       | 2 bit error (uncorrectable) |
| 11       | Reserved                    |

### ECC Information[15:0]

| Item | Definition                                 | Description                                                                                                                                                          |
|------|--------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| ERm0 | 1st selected sector of the main BufferRAM  | Status of errors in the 1st selected sector of the main BufferRAM as a result of an ECC check during a load operation.<br>Also updated during a Bootload operation.  |
| ERm1 | 2nd selected sector of the main BufferRAM  | Status of errors in the 2nd selected sector of the main BufferRAM as a result of an ECC check during a load operation.<br>Also updated during a Bootload operation.  |
| ERm2 | 3rd selected sector of the main BufferRAM  | Status of errors in the 3rd selected sector of the main BufferRAM as a result of an ECC check during a load operation.<br>Also updated during a Bootload operation.  |
| ERm3 | 4th selected sector of the main BufferRAM  | Status of errors in the 4th selected sector of the main BufferRAM as a result of an ECC check during a load operation.<br>Also updated during a Bootload operation.  |
| ERs0 | 1st selected sector of the spare BufferRAM | Status of errors in the 1st selected sector of the spare BufferRAM as a result of an ECC check during a load operation.<br>Also updated during a Bootload operation. |
| ERs1 | 2nd selected sector of the spare BufferRAM | Status of errors in the 2nd selected sector of the spare BufferRAM as a result of an ECC check during a load operation.<br>Also updated during a Bootload operation. |
| ERs2 | 3rd selected sector of the spare BufferRAM | Status of errors in the 3rd selected sector of the spare BufferRAM as a result of an ECC check during a load operation.<br>Also updated during a Bootload operation. |
| ERs3 | 4th selected sector of the spare BufferRAM | Status of errors in the 4th selected sector of the spare BufferRAM as a result of an ECC check during a load operation.<br>Also updated during a Bootload operation. |

### 2.8.27 ECC Result of 1<sup>st</sup> Selected Sector, Main Area Data Register FF01h (R)

This Read register shows the Error Correction result for the 1st selected sector of the main area data. ECCposWord0 is the error position address in the Main Area data of 256 words. ECCposIO0 is the error position address which selects 1 of 16 DQs. ECCposWord0 and ECCposIO0 are also updated at boot loading.

FF01h, default = 0000h

| 15             | 14 | 13 | 12 | 11          | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3         | 2 | 1 | 0 |
|----------------|----|----|----|-------------|----|---|---|---|---|---|---|-----------|---|---|---|
| Reserved(0000) |    |    |    | ECCposWord0 |    |   |   |   |   |   |   | ECCposIO0 |   |   |   |

### 2.8.28 ECC Result of 1<sup>st</sup> Selected Sector, Spare Area Data Register FF02h (R)

This Read register shows the Error Correction result for the 1st selected sector of the spare area data. ECClogSector0 is the error position address for 1.5 words of 2nd and 3rd words in the spare area. ECCposIO0 is the error position address which selects 1 of 16 DQs. ECClogSector0 and ECCposIO0 are also updated at boot loading.

FF02h, default = 0000h

| 15                   | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5             | 4 | 3         | 2 | 1 | 0 |
|----------------------|----|----|----|----|----|---|---|---|---|---------------|---|-----------|---|---|---|
| Reserved(0000000000) |    |    |    |    |    |   |   |   |   | ECClogSector0 |   | ECCposIO0 |   |   |   |

### 2.8.29 ECC Result of 2<sup>nd</sup> Selected Sector, Main Area Data Register FF03h (R)

This Read register shows the Error Correction result for the 2nd selected sector of the main area data. ECCposWord1 is the error position address in the Main Area data of 256 words. ECCposIO1 is the error position address which selects 1 of 16 DQs. ECCposWord1 and ECCposIO1 are also updated at boot loading.

FF03h, default = 0000h

| 15             | 14 | 13 | 12 | 11          | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3         | 2 | 1 | 0 |
|----------------|----|----|----|-------------|----|---|---|---|---|---|---|-----------|---|---|---|
| Reserved(0000) |    |    |    | ECCposWord1 |    |   |   |   |   |   |   | ECCposIO1 |   |   |   |

### 2.8.30 ECC Result of 2<sup>nd</sup> Selected Sector, Spare Area Data Register FF04h (R)

This Read register shows the Error Correction result for the 2nd selected sector of the spare area data. ECClogSector1 is the error position address for 1.5 words of 2nd and 3rd words in the spare area. ECCposIO1 is the error position address which selects 1 of 16 DQs. ECClogSector1 and ECCposIO1 are also updated at boot loading.

FF04h, default = 0000h

| 15                   | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5             | 4 | 3         | 2 | 1 | 0 |
|----------------------|----|----|----|----|----|---|---|---|---|---------------|---|-----------|---|---|---|
| Reserved(0000000000) |    |    |    |    |    |   |   |   |   | ECClogSector1 |   | ECCposIO1 |   |   |   |

### 2.8.31 ECC Result of 3<sup>rd</sup> Selected Sector, Main Area Data Register FF05h (R)

This Read register shows the Error Correction result for the 3rd selected sector of the main area data. ECCposWord2 is the error position address in the Main Area data of 256 words. ECCposIO2 is the error position address which selects 1 of 16 DQs. ECCposWord2 and ECCposIO2 are also updated at boot loading.

FF05h, default = 0000h

|                |    |    |    |             |    |   |   |   |   |   |   |           |   |   |   |
|----------------|----|----|----|-------------|----|---|---|---|---|---|---|-----------|---|---|---|
| 15             | 14 | 13 | 12 | 11          | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3         | 2 | 1 | 0 |
| Reserved(0000) |    |    |    | ECCposWord2 |    |   |   |   |   |   |   | ECCposIO2 |   |   |   |

### 2.8.32 ECC Result of 3<sup>rd</sup> Selected Sector, Spare Area Data Register FF06h (R)

This Read register shows the Error Correction result for the 3rd selected sector of the spare area data. ECClogSector2 is the error position address for 1.5 words of 2nd and 3rd words in the spare area. ECCposIO2 is the error position address which selects 1 of 16 DQs. ECClogSector2 and ECCposIO2 are also updated at boot loading.

FF06h, default = 0000h

|                      |    |    |    |    |    |   |   |   |   |               |   |           |   |   |   |
|----------------------|----|----|----|----|----|---|---|---|---|---------------|---|-----------|---|---|---|
| 15                   | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5             | 4 | 3         | 2 | 1 | 0 |
| Reserved(0000000000) |    |    |    |    |    |   |   |   |   | ECClogSector2 |   | ECCposIO2 |   |   |   |

### 2.8.33 ECC Result of 4<sup>th</sup> Selected Sector, Main Area Data Register FF07h (R)

This Read register shows the Error Correction result for the 4th selected sector of the main area data. ECCposWord3 is the error position address in the Main Area data of 256 words. ECCposIO3 is the error position address which selects 1 of 16 DQs. ECCposWord3 and ECCposIO3 are also updated at boot loading.

FF07h, default = 0000h

|                |    |    |    |             |    |   |   |   |   |   |   |           |   |   |   |
|----------------|----|----|----|-------------|----|---|---|---|---|---|---|-----------|---|---|---|
| 15             | 14 | 13 | 12 | 11          | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3         | 2 | 1 | 0 |
| Reserved(0000) |    |    |    | ECCposWord3 |    |   |   |   |   |   |   | ECCposIO3 |   |   |   |

### 2.8.34 ECC Result of 4<sup>th</sup> Selected Sector, Spare Area Data Register FF08h (R)

This Read register shows the Error Correction result for the 4th selected sector of the spare area data. ECClogSector3 is the error position address for 1.5 words of 2nd and 3rd words in the spare area. ECCposIO3 is the error position address which selects 1 of 16 DQs. ECClogSector3 and ECCposIO3 are also updated at boot loading.

FF08h, default = 0000h

|                      |    |    |    |    |    |   |   |   |   |               |   |           |   |   |   |
|----------------------|----|----|----|----|----|---|---|---|---|---------------|---|-----------|---|---|---|
| 15                   | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5             | 4 | 3         | 2 | 1 | 0 |
| Reserved(0000000000) |    |    |    |    |    |   |   |   |   | ECClogSector3 |   | ECCposIO3 |   |   |   |

**ECC Log Sector**

ECClogSector0~ECClogSector3 indicates the error position in the 2nd word and LSB of 3rd word in the spare area.  
Refer to note 2 in chapter 2.7.2

**ECClogSector Information [5:4]**

| <b>ECClogSector</b> | <b>Error Position</b> |
|---------------------|-----------------------|
| 00                  | 2nd word              |
| 01                  | 3rd word              |
| 10, 11              | Reserved              |

## 3.0 DEVICE OPERATION

This section of the datasheet discusses the operation of the MuxOneNAND device. It is followed by AC/DC Characteristics and Timing Diagrams which may be consulted for further information.

The MuxOneNAND supports a limited command-based interface in addition to a register-based interface for performing operations on the device.

### 3.1 Command Based Operation

The command-based interface is active in the boot partition. Commands can only be written with a boot area address. Boot area data is only returned if no command has been issued prior to the read.

The entire address range, except for the boot area, can be used for the data buffer. All commands are written to the boot partition. Writes outside the boot partition are treated as normal writes to the buffers or registers.

The command consists of one or more cycles depending on the command. After completion of the command the device starts its execution. Writing incorrect information including address and data to the boot partition or writing an improper command will terminate the previous command sequence and make the device enter the ready status.

The defined valid command sequences are stated in Command Sequences Table.

Command based operations are mainly used when MuxOneNAND is used as Booting device, and all command based operations only supports asynchronous reads and writes.

#### Command Sequences

| Command Definition                     |      | Cycles | 1st cycle        | 2nd cycle           |
|----------------------------------------|------|--------|------------------|---------------------|
| Reset MuxOneNAND                       | Add  | 1      | BP <sup>1)</sup> |                     |
|                                        | Data |        | 00F0h            |                     |
| Load Data into Buffer <sup>2)</sup>    | Add  | 2      | BP               | BP                  |
|                                        | Data |        | 00E0h            | 0000h <sup>3)</sup> |
| Read Identification Data <sup>5)</sup> | Add  | 2      | BP               | XXXXh <sup>4)</sup> |
|                                        | Data |        | 0090h            | Data                |

#### NOTE:

1) BP(Boot Partition) : BootRAM Area [0000h ~ 01FFh, 8000h ~ 800Fh].

2) Load Data into Buffer operation is available within a block(128KB)

3) Load 2KB unit into DataRAM0. Current Start address(FPA) is automatically incremented by 2KB unit after the load.

4) 0000h -> Data is Manufacturer ID

0001h -> Data is Device ID

0002h -> Current Block Write Protection Status for mono chip.

5) WE toggling can terminate 'Read Identification Data' operation.

### 3.1.1 Reset MuxOneNAND Command

The Reset command is given by writing 00F0h to the boot partition address. Reset will return all default values into the device.

### 3.1.2 Load Data Into Buffer Command

Load Data into Buffer command is a two-cycle command. Two sequential designated command activates this operation. Sequentially writing 00E0h and 0000h to the boot partition [0000h~01FFh, 8000h~800Fh] will load one page to DataRAM0. This operation refers to FBA and FPA. FSA, BSA, and BSC are not considered.

At the end of this operation, FPA will be automatically increased by 1. So continuous issue of this command will sequentially load data in next page to DataRAM0. This page address increment is restricted within a block.

The default value of FBA and FPA is 0. Therefore, initial issue of this command after power on will load the first page of memory, which is usually boot code.

### 3.1.3 Read Identification Data Command

The Read Identification Data command consists of two cycles. It gives out the devices identification data according to the given address. The first cycle is 0090h to the boot partition address and second cycle is read from the addresses specified in Identification Data Description Table.

#### Identification Data Description

| Address | Data Out                                            |
|---------|-----------------------------------------------------|
| 0000h   | Manufacturer ID (00ECh)                             |
| 0001h   | Device ID <sup>1)</sup>                             |
| 0002h   | Current Block Write Protection Status <sup>2)</sup> |

Note 1) Refer to Device ID Register (Chapter 2.8.3)

2) To read the write protection status, FBA has to be set before issuing this command.



## 3.2 Device Bus Operation

The device bus operations are shown in the table below.

| Operation                                                           | $\overline{CE}$                                                                     | $\overline{OE}$ | $\overline{WE}$ | ADQ0~15            | $\overline{RP}$ | CLK                                                                                   | $\overline{AVD}$                                                                      |
|---------------------------------------------------------------------|-------------------------------------------------------------------------------------|-----------------|-----------------|--------------------|-----------------|---------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------|
| Standby                                                             | H                                                                                   | X               | X               | High-Z             | H               | X                                                                                     | X                                                                                     |
| Warm Reset                                                          | X                                                                                   | X               | X               | High-Z             | L               | X                                                                                     | X                                                                                     |
| Asynchronous Write                                                  | L                                                                                   | H               | L               | Add. In / Data In  | H               | L                                                                                     |    |
| Asynchronous Read                                                   | L                                                                                   | L               | H               | Add. In / Data Out | H               | L                                                                                     |    |
| Start Initial Burst Read                                            | L                                                                                   | H               | H               | Add. In            | H               |    |    |
| Burst Read                                                          | L                                                                                   | L               | H               | Burst Data Out     | H               |    | H                                                                                     |
| Terminate Burst Read Cycle                                          | H                                                                                   | X               | H               | High-Z             | H               | X                                                                                     | X                                                                                     |
| Terminate Burst Read Cycle via $\overline{RP}$                      | X                                                                                   | X               | X               | High-Z             | L               | X                                                                                     | X                                                                                     |
| Terminate Current Burst Read Cycle and Start New Burst Read Cycle   | L                                                                                   | H               | H               | Add In             | H               |    |    |
| Start Initial Burst Write                                           | L                                                                                   | H               | L               | Add In             | H               |  |  |
| Burst Write                                                         | L                                                                                   | H               | X               | Data In            | H               |  | H                                                                                     |
| Terminate Burst Write Cycle                                         | H                                                                                   | H               | X               | High-Z             | H               | X                                                                                     | X                                                                                     |
| Terminate Burst Write Cycle via $\overline{RP}$                     | X                                                                                   | X               | X               | High-Z             | L               | X                                                                                     | X                                                                                     |
| Terminate Current Burst Write Cycle and Start New Burst Write Cycle |  | H               | L               | Add In             | H               |  |  |

Note : L=V<sub>IL</sub> (Low), H=V<sub>IH</sub> (High), X=Don't Care.

### 3.3 Reset Mode Operation

The One NAND has 4 reset modes: Cold/Warm/Hot Reset, and NAND Flash Array Reset. Section 3.3 discusses the operation of these reset modes.

The Register Reset Table shows the which registers are affected by the various types or Reset operations.

**Internal Register Reset Table**

|       | Internal Registers                                  | Default  | Cold Reset | Warm Reset (RP) | Hot Reset (00F3h) | Hot Reset (BP-F0h) | NAND Flash Core Reset (00F0h) |
|-------|-----------------------------------------------------|----------|------------|-----------------|-------------------|--------------------|-------------------------------|
| F000h | Manufacturer ID Register (R)                        | 00ECh    | N/A        | N/A             | N/A               | N/A                | N/A                           |
| F001h | Device ID Register (R): MuxOneNAND                  | (Note 3) | N/A        | N/A             | N/A               | N/A                | N/A                           |
| F002h | Version ID Register (R)                             | N/A      | N/A        | N/A             | N/A               | N/A                | N/A                           |
| F003h | Data Buffer size Register (R)                       | 0800h    | N/A        | N/A             | N/A               | N/A                | N/A                           |
| F004h | Boot Buffer size Register (R)                       | 0200h    | N/A        | N/A             | N/A               | N/A                | N/A                           |
| F005h | Amount of Buffers Register (R)                      | 0201h    | N/A        | N/A             | N/A               | N/A                | N/A                           |
| F006h | Technology Register (R)                             | 0000h    | N/A        | N/A             | N/A               | N/A                | N/A                           |
| F100h | Start Address1 Register (R/W): FBA                  | 0000h    | 0000h      | 0000h           | 0000h             | 0000h              | N/A                           |
| F101h | Start Address2 Register (R/W): Reserved             | 0000h    | 0000h      | 0000h           | 0000h             | 0000h              | N/A                           |
| F102h | Start Address3 Register (R/W): FCBA                 | 0000h    | 0000h      | 0000h           | 0000h             | 0000h              | N/A                           |
| F103h | Start Address4 Register (R/W): FCPA, FCSA           | 0000h    | 0000h      | 0000h           | 0000h             | 0000h              | N/A                           |
| F104h | Start Address5 Register (R/W): FPC                  | 0000h    | 0000h      | 0000h           | 0000h             | 0000h              | N/A                           |
| F107h | Start Address8 Register (R/W): FPA, FSA             | 0000h    | 0000h      | 0000h           | 0000h             | 0000h              | N/A                           |
| F200h | Start Buffer Register (R/W): BSA, BSC               | 0000h    | 0000h      | 0000h           | 0000h             | 0000h              | N/A                           |
| F220h | Command Register (R/W)                              | 0000h    | 0000h      | 0000h           | 0000h             | 0000h              | N/A                           |
| F221h | System Configuration 1 Register (R/W)               | 40C0h    | 40C0h      | (Note 1a)       | (Note 1a)         | (Note 1a)          | N/A                           |
| F240h | Controller Status Register (R) (Note 1b) (Note 4)   | 0000h    | 0000h      | 0000h           | 0000h             | 0000h              | N/A                           |
| F241h | Interrupt Status Register (R/W)                     | -        | 8080h      | 8010h           | 8010h             | 8010h              | N/A                           |
| F24Ch | Start Block Address (R/W) : SBA                     | 0000h    | 0000h      | 0000h           | N/A               | N/A                | N/A                           |
| F24Dh | End Block Address: N/A                              | N/A      | N/A        | N/A             | N/A               | N/A                | N/A                           |
| F24Eh | NAND Flash Write Protection Status (R)              | 0002h    | 0002h      | 0002h           | N/A               | N/A                | N/A                           |
| FF00h | ECC Status Register (R) (Note 2)                    | 0000h    | 0000h      | 0000h           | 0000h             | 0000h              | N/A                           |
| FF01h | ECC Result of Sector 0 Main area data Register(R)   | 0000h    | 0000h      | 0000h           | 0000h             | 0000h              | N/A                           |
| FF02h | ECC Result of Sector 0 Spare area data Register (R) | 0000h    | 0000h      | 0000h           | 0000h             | 0000h              | N/A                           |
| FF03h | ECC Result of Sector 1 Main area data Register(R)   | 0000h    | 0000h      | 0000h           | 0000h             | 0000h              | N/A                           |
| FF04h | ECC Result of Sector 1 Spare area data Register (R) | 0000h    | 0000h      | 0000h           | 0000h             | 0000h              | N/A                           |
| FF05h | ECC Result of Sector 2 Main area data Register(R)   | 0000h    | 0000h      | 0000h           | 0000h             | 0000h              | N/A                           |
| FF06h | ECC Result of Sector 2 Spare area data Register (R) | 0000h    | 0000h      | 0000h           | 0000h             | 0000h              | N/A                           |
| FF07h | ECC Result of Sector 3 Main area data Register(R)   | 0000h    | 0000h      | 0000h           | 0000h             | 0000h              | N/A                           |
| FF08h | ECC Result of Sector 3 Spare area data Register (R) | 0000h    | 0000h      | 0000h           | 0000h             | 0000h              | N/A                           |

**NOTE** : 1a) RDYpol, RDY conf, INTpol, IOBE are reset by Cold reset. The other bits are reset by cold/warm/hot reset.

1b) The other bits except OTP<sub>L</sub> and OTP<sub>BL</sub> are reset by cold/warm/hot reset.

2) ECC Status Register & ECC Result Registers are reset when any command is issued.

3) Refer to Device ID Register F001h.

4) Resetting during IDLE state, this is valid. But resetting during BUSY state, refer to Chapter 2.8.21.

### 3.3.1 Cold Reset Mode Operation

See Timing Diagram 6.146.15

At system power-up, the voltage detector in the device detects the rising edge of Vcc and releases an internal power-up reset signal. This triggers bootcode loading. Bootcode loading means that the boot loader in the device copies designated sized data (1KB) from the beginning of memory into the BootRAM. This sequence is the Cold Reset of MuxOneNAND.

The POR(Power On Reset) triggering level is typically 1.5V. Boot code copy operation activates 400us after POR. Therefore, the system power should reach 1.7V within 400us from the POR triggering level for bootcode data to be valid.

It takes approximately 70us to copy 1KB of bootcode. Upon completion of loading into the BootRAM, it is available to be read by the host. The INT pin is not available until after IOBE = 1 and IOBE bit can be changed by host.

### 3.3.2 Warm Reset Mode Operation

See Timing Diagrams 6.15

A Warm Reset means that the host resets the device by using the  $\overline{RP}$  pin. When the a  $\overline{RP}$  low is issued, the device logic stops all current operations and executes internal reset operation and resets current NAND Flash core operation synchronized with the falling edge of  $\overline{RP}$ .

During an Internal Reset Operation, the device initializes internal registers and makes output signals go to default status. The BufferRAM data is kept unchanged after Warm/Hot reset operations.

The device guarantees the logic reset operation in case  $\overline{RP}$  pulse is longer than tRP min(200ns). The device may reset if tRP < tRP min(200ns), but this is not guaranteed.

Warm reset will abort the current NAND Flash core operation. During a warm reset, the content of memory cells being altered is no longer valid as the data will be partially programmed or erased.

Warm reset has no effect on contents of BootRAM and DataRAM.

### 3.3.3 Hot Reset Mode Operation

See Timing Diagram 6.16

A Hot Reset means that the host resets the device by Reset command. The reset command can be either Command based or Register Based. Upon receiving the Reset command, the device logic stops all current operation and executes an internal reset operation and resets the current NAND Flash core operation.

During an Internal Reset Operation, the device initializes internal registers and makes output signals go to default status. The BufferRAM data is kept unchanged after Warm/Hot reset operations.

Hot reset has no effect on contents of BootRAM and DataRAM.

### 3.3.4 NAND Flash Core Reset Mode Operation

See Timing Diagram 6.176.18

The Host can reset the NAND Flash Core operation by issuing a NAND Flash Core reset command. NAND Flash core reset will abort the current NAND Flash core operation. During a NAND Flash core reset, the content of memory cells being altered is no longer valid as the data will be partially programmed or erased.

NAND Flash Core Reset has an effect on neither contents of BootRAM and DataRAM nor register values.

## **3.4 Write Protection Operation**

The MuxOneNAND can be write-protected to prevent re-programming or erasure of data. The areas of write-protection are the BootRAM, and the NAND Flash Array.

### **3.4.1 BootRAM Write Protection Operation**

At system power-up, voltage detector in the device detects the rising edge of Vcc and releases the internal power-up reset signal which triggers bootcode loading. And the designated size data(1KB) is copied from the first page of the first block in the NAND flash array to the BootRAM.

After the bootcode loading is completed, the BootRAM is always locked to protect the boot code from the accidental write.

### **3.4.2 NAND Flash Array Write Protection Operation**

The device has both hardware and software write protection of the NAND Flash array.

#### **Hardware Write Protection Operation**

The hardware write protection operation is implemented by executing a Cold or Warm Reset. On power up, the NAND Flash Array is in its default, locked state. The entire NAND Flash array goes to a locked state after a Cold or Warm Reset.

#### **Software Write Protection Operation**

The software write protection operation is implemented by writing a Lock command (002Ah) or a Lock-tight command (002Ch) to command register (F220h).

Lock (002Ah) and Lock-tight (002Ch) commands write protects the block defined in the Start Block Address Register F24Ch.

### **3.4.3 NAND Array Write Protection States**

There are three lock states in the NAND Array: unlocked, locked, and locked-tight.

MuxOneNAND supports lock/unlock/lock-tight by one block, and All Block Unlock at once. Note that Lock-tighten block will remain lock-tight even though All Block Unlock command is issued.

#### **Write Protection Status**

The current block Write Protection status can be read in NAND Flash Write Protection Status Register(F24Eh). There are three bits - US, LS, LTS -, which are not cleared by hot reset. These Write Protection status registers are updated when FBA is set, and when Write Protection command is entered.

The followings summarize locking status.

example)

In default, [2:0] values are 010.

-> If host executes unlock block operation, then [2:0] values turn to 100.


-> If host executes lock-tight block operation, then [2:0] values turn to 001.

## 3.4.3.1 Unlocked NAND Array Write Protection State

An Unlocked block can be programmed or erased. The status of an unlocked block can be changed to locked or locked-tight using the appropriate software command. (locked-tight state can be achieved via lock-tight command which follows lock command)


Only one block can be released from lock state to unlock state with Unlock command and addresses. The unlocked block can be changed with new lock command. Therefore, each block has its own lock/unlock/lock-tight state.

Also, By issuing All Block Unlock command, all blocks excluding Lock-tighten blocks will turn to Unlocked state.



### Unlock Command Sequence:

Start block address+Unlock block command (0023h)




### All Block Unlock Command Sequence:

Start block address(000h)+All Block Unlock command (0027h)

Note) Even though SBA is fixed to 000h, Unlock will be done for all block.

## 3.4.3.2 Locked NAND Array Write Protection State

A Locked block cannot be programmed or erased. All blocks default to a locked state following a Cold or Warm Reset. Unlocked blocks can be changed to locked using the Lock block command. The status of a locked block can be changed to unlocked or locked-tight using the appropriate software command.




### Lock Command Sequence:

Start block address+Lock block command (002Ah)

### 3.4.3.3 Locked-tight NAND Array Write Protection State

A block that is in a locked-tight state can only be changed to locked state after a Cold or Warm Reset. Unlock and Lock command sequences will not affect its state. This is an added level of write protection security.


A block must first be set to a locked state before it can be changed to locked-tight using the Lock-tight command. locked-tight blocks will revert to a locked state following a Cold or Warm Reset.



**Lock-Tight Command Sequence:**


Start block address+Lock-tight block command (002Ch)

### 3.4.4 NAND Flash Array Write Protection State Diagram



**\*Note: If the 1st Block is set to be OTP, Block 0 will always be Lock Status**


Data Protection Operation Flow Diagram



\* Samsung strongly recommends to follow the above flow chart

Note 1) 'Write 0 to interrupt register' step may be ignored when using INT auto mode. Refer to chapter 2.8.18.1

All Block Unlock Flow Diagram



\* Samsung strongly recommends to follow the above flow chart

Note 1) 'Write 0 to interrupt register' step may be ignored when using INT auto mode. Refer to chapter 2.8.18.1



### 3.5 Data Protection During Power Down Operation

See Timing Diagram 6.18

The device is designed to offer protection from any involuntary program/erase during power-transitions. RP pin which provides hardware protection is recommended to be kept at VIL before Vcc drops to 1.5V.

### 3.6 Load Operation

See Timing Diagrams 6.11

The Load operation is initiated by setting up the start address from which the data is to be loaded. The Load command is issued in order to initiate the load.


During a Load operation, the device:

- Transfers the data from NAND Flash array into the BufferRAM
- ECC is checked and any detected and corrected error is reported in the status response as well as any unrecoverable error.

Once the BufferRAM has been filled, an interrupt is issued to the host so that the contents of the BufferRAM can be read. The read from the BufferRAM can be an asynchronous read mode or synchronous read mode. The status information related to load operation can be checked by the host if required.

The device has a dual data buffer memory architecture (DataRAM0, DataRAM1), each 2KB in size. Each DataRAM buffer has 4 Sectors. The device is capable of independent and simultaneous data-read operation from one data buffer and data-load operation to the other data buffer. Refer to the information for more details in section 3.12.1, "Read-While-Load Operation".

Load Operation Flow Chart Diagram



Note 1) 'Write 0 to interrupt register' step may be ignored when using INT auto mode. Refer to chapter 2.8.18.1

## 3.7 Read Operation

See Timing Diagrams 6.1, 6.2, 6.5, and 6.6

The device has two read modes; Asynchronous Read and Synchronous Burst Read.

The initial state machine automatically sets the device into the Asynchronous Read Mode (RM=0) to prevent the spurious altering of memory content upon device power up or after a Hardware reset. No commands are required to retrieve data in Asynchronous Read Mode.

The Synchronous Read Mode is enabled by setting RM bit of System Configuration1 Register (F221h) to Synchronous Read Mode (RM=1). See Section 2.8.19 for more information about System Configuration1 Register.

### 3.7.1 Asynchronous Read Mode Operation (RM=0, WM=0)

See Timing Diagrams 6.5 and 6.6

In an Asynchronous Read Mode, data is output with respect to a logic input,  $\overline{AVD}$ .

Output data will appear on DQ15-DQ0 when a valid address is asserted on A15-A0 while driving  $\overline{AVD}$  and  $\overline{CE}$  to VIL.  $\overline{WE}$  is held at VIH. The function of the  $\overline{AVD}$  signal is to latch the valid address.

Address access time from  $\overline{AVD}$  low (tAA) is equal to the delay from valid addresses to valid output data.

The Chip Enable access time (tCE) is equal to the delay from the falling edge of  $\overline{CE}$  to valid data at the outputs.

The Output Enable access time (tOE) is the delay from the falling edge of  $\overline{OE}$  to valid data at the output.

### 3.7.2 Synchronous Read Mode Operation (RM=1, WM=X)

See Timing Diagrams 6.1 and 6.2

In a Synchronous Read Mode, data is output with respect to a clock input.

The device is capable of a continuous linear burst operation and a fixed-length linear burst operation of a preset length. Burst address sequences for continuous and fixed-length burst operations are shown in the table below.

**Burst Address Sequences**

|             | Start Addr. | Burst Address Sequence(Decimal) |              |                      |                             |                             |
|-------------|-------------|---------------------------------|--------------|----------------------|-----------------------------|-----------------------------|
|             |             | Continuous Burst                | 4-word Burst | 8-word Burst         | 16-word Burst               | 32-word Burst               |
| Wrap around | 0           | 0-1-2-3-4-5-6-...-0-1...        | 0-1-2-3-0... | 0-1-2-3-4-5-6-7-0... | 0-1-2-3-4-...-13-14-15-0... | 0-1-2-3-4-...-29-30-31-0... |
|             | 1           | 1-2-3-4-5-6-7-...-1-2...        | 1-2-3-0-1... | 1-2-3-4-5-6-7-0-1... | 1-2-3-4-5-...-14-15-0-1...  | 1-2-3-4-5-...-30-31-0-1...  |
|             | 2           | 2-3-4-5-6-7-8-...-2-3...        | 2-3-0-1-2... | 2-3-4-5-6-7-0-1-2... | 2-3-4-5-6-...-15-0-1-2...   | 2-3-4-5-6-...-31-0-1-2...   |
|             | .           | .                               | .            | .                    | .                           | .                           |

In the burst mode, the initial word will be output asynchronously, regardless of BRWL. While the following words will be determined by BRWL value.

The latency is determined by the host based on the BRWL bit setting in the System Configuration 1 Register. The default BRWL is 4 latency cycles. At clock frequencies of 40MHz or lower, latency cycles can be reduced to 3. BRWL can be set up to 7 latency cycles.

The BRWL registers can be read during a burst read mode by using the  $\overline{AVD}$  signal with an address.

### 3.7.2.1 Continuous Linear Burst Read Operation

See Timing Diagram 6.2

#### First Clock Cycle

The initial word is output at t<sub>lAA</sub> after the rising edge of the first CLK cycle. The RDY output indicates the initial word is ready to the system by pulsing high. If the device is accessed synchronously while it is set to Asynchronous Read Mode, the first data can still be read out.

#### Subsequent Clock Cycles

Subsequent words are output (Burst Access Time from Valid Clock to Output) t<sub>BA</sub> after the rising edge of each successive clock cycle, which automatically increments the internal address counter.

#### Terminating Burst Read

The device will continue to output sequential burst data until the system asserts  $\overline{CE}$  high, or  $\overline{RP}$  low, wrapping around until it reaches the designated address (see Section 2.7.3 for address map information). Alternately, a Cold/Warm/Hot Reset, or a  $\overline{WE}$  low pulse will terminate the burst read operation.

#### Synchronous Read Boundary

| Division              | Add.map(word order) |             |
|-----------------------|---------------------|-------------|
| BootRAM Main(0.5Kw)   | 0000h~01FFh         | Not Support |
| BufferRAM0 Main(1Kw)  | 0200h~05FFh         | Not Support |
| BufferRAM1 Main(1Kw)  | 0600h~09FFh         |             |
| Reserved Main         | 0A00h~7FFFh         |             |
| BootRAM Spare(16w)    | 8000H~800Fh         | Not Support |
| BufferRAM0 Spare(32w) | 8010h~802Fh         | Not Support |
| BufferRAM1 Spare(32w) | 8030h~804Fh         |             |
| Reserved Spare        | 8050h~8FFFh         |             |
| Reserved Register     | 9000h~EFFFh         |             |
| Register(4Kw)         | F000h~FFFFh         |             |

\* Reserved area is not available on Synchronous read

### 3.7.2.2 4-, 8-, 16-, 32-Word Linear Burst Read Operation

See Timing Diagram 6.1

An alternate Burst Read Mode enables a fixed number of words to be read from consecutive address.

The device supports a burst read from consecutive addresses of 4-, 8-, 16-, and 32-words with a linear-wrap around. When the last word in the burst has been reached, assert  $\overline{CE}$  and  $\overline{OE}$  high to terminate the operation.

In this mode, the start address for the burst read can be any address of the address map with one exception. The device does not support a 32-word linear burst read on the spare area of the BufferRAM.

### 3.7.2.3 Programmable Burst Read Latency Operation


See Timing Diagrams 6.1 and 6.2

Upon power up, the number of initial clock cycles from Valid Address ( $\overline{AVD}$ ) to initial data defaults to four clocks.

The number of clock cycles (n) which are inserted after the clock which is latching the address. The host can read the first data with the (n+1)th rising edge.

The number of total initial access cycles is programmable from three to seven cycles. After the number of programmed burst clock cycles is reached, the rising edge of the next clock cycle triggers the next burst data.

#### Four Clock Burst Read Latency (BRWL=4 case)



\*Note: BRWL=4, HF=0 is recommended for 40MHz~66MHz. For frequency over 66MHz, BRWL should be 6 or 7 while HF=1. Also, for frequency under 40MHz, BRWL can be reduced to 3, and HF=0.

### 3.7.3 Handshaking Operation

The handshaking feature allows the host system to simply monitor the RDY signal from the device to determine when the initial word of burst data is ready to be read.

To set the number of initial cycles for optimal burst mode, the host should use the programmable burst read latency configuration (see Section 2.8.19, "System Configuration1 Register").

The rising edge of RDY which is derived at the same cycle of data fetch clock indicates the initial word of valid burst data.

### 3.7.4 Output Disable Mode Operation

When the  $\overline{CE}$  or  $\overline{OE}$  input is at  $V_{IH}$ , output from the device is disabled.

The outputs are placed in the high impedance state.

### 3.8 Cache Read Operation (RM=X, WM=X)

A Normal Load Operation(0000h) consists of sequential operation of 'sensing from NAND Flash Array to Page Buffer' and 'transferring from Page Buffer to DataRAM'.

Cache Read is a method of improving the data read throughput performance of the device by allowing new data to be transferred from the NAND Flash Array memory into a Page Buffer while the previous data that was requested is transferred from the Page Buffer to the DataRAM. This method is called Transfer-While Sensing Operation.

This ability to simultaneously sense a new page shortens the read cycle resulting in performance increase to 108Mbytes/second.

Cache Read Mode is designed to continuously read massive data from random address at a high speed.

The characteristics of Cache read is as follows;

- Before entering 'First Cache Read Command(000Eh)', address of two pages which will be read will be set on address registers. The register information follows on next line.

- Register used for first page is Copy-back registers (FCBA, FCPA and FCSA). and the registers used for addressing second page and following cache read are normal address registers(FBA, FPA and FSA). At Cache Read Operation, FCSA and FSA must be set to "00".

- BSA setting is only required once at 'First Cache Read' cycle. From the following cycles, BSA will be automatically switched to select DataRAM0 and DataRAM1 alternately.


- BSC must be fixed as "00"

- To eliminate performance degradation during Ready state(INT high state) due to register setting time, setting registers (FBA, FPA and FSA) during busy state(INT low state) is possible from third address setting onwards.

- Inputting other commands, which is not related to Cache Read, between 'First Cache Read Command' and 'Finish Cache Read Command' will fail the Cache Read operation.

- In case of performing Cache Read at INT auto mode, INT low setting is not necessary. INT will automatically go to low when Cache Read command is issued.

#### Transfer-While Sensing Operation



A Cache-Read flow chart is on the following page.


```

graph TD
    Start([Start]) --> W1[Write 'FCBA' of Flash  
Add: F102h DQ=FCBA]
    W1 --> W2[Write 'FCPA, FCSA2)' of Flash  
Add: F103h DQ=FCPA, FCSA]
    W2 --> W3[Write 'BSA1), BSC2)' of Flash  
Add: F200h DQ=BSA, BSC]
    W3 --> W4[Write 'FBA' of Flash  
Add: F100h DQ=FBA]
    W4 --> W5[Write 'FPA, FSA2)' of Flash  
Add: F107h DQ=FPA, FSA]
    W5 --> W6[Write 0 to Interrupt register4)  
Add: F241h DQ=0000h]
    W6 --> W7[Write 'Cache Read' Command  
Add: F220h DQ=000Eh]
    W7 --> R1[Read Controller Status Register  
Add: F240h  
DQ[15]=Ongo & DQ[13]=Load]
    R1 --> D1{DQ[15]=1 & DQ[13]=1 ?}
    D1 -- No --> W1
    D1 -- Yes --> D2{Done with  
(n-1)th command issue?}
    D2 -- Yes --> W8[Wait for INT high State  
Add: F241h DQ[15]=INT]
    D2 -- No --> W9[Write 'FBA' of Flash3)  
Add: F100h DQ=FBA]
    W9 --> W10[Write 'FPA, FSA2)' of Flash3)  
Add: F107h DQ=FPA, FSA]
    W10 --> W11[Wait for INT high State  
Add: F241h DQ[15]=INT]
    W11 --> R2[Read Controller Status Register  
Add: F240h DQ[10]=Error]
    R2 --> D3{DQ[10]=0?}
    D3 -- No --> W8
    D3 -- Yes --> W12[Write 0 to Interrupt register4)  
Add: F241h DQ=0000h]
    W12 --> W13[Write 'Cache Read' Command  
Add: F220h DQ=000Eh]
    W13 --> R3[Host reads data from DataRAM5)]
    R3 --> D4{DQ[10]=0?}
    D4 -- No --> W8
    D4 -- Yes --> W14[Write 0 to Interrupt register4)  
Add: F241h DQ=0000h]
    W14 --> W15[Write 'Finish Cache Read Command' @ Final Read  
Add: F220h DQ=000Ch]
    W15 --> R4[Host reads data from DataRAM6)]
    R4 --> W16[Wait for INT high State  
Add: F241h DQ[15]=INT]
    W16 --> R5[Read Controller Status Register  
Add: F240h DQ[10]=Error]
    R5 --> D5{DQ[10]=0?}
    D5 -- No --> W8
    D5 -- Yes --> R6[Host reads data from DataRAM]
    R6 --> END([END])
    
```

The flowchart illustrates the 'Map out' process for writing data to Flash memory. It begins with a 'Start' terminal, followed by a sequence of write operations: 'FCBA' (F102h), 'FCPA, FCSA<sup>2)</sup>' (F103h), 'BSA<sup>1)</sup>, BSC<sup>2)</sup>' (F200h), 'FBA' (F100h), and 'FPA, FSA<sup>2)</sup>' (F107h). These are followed by writing 0 to the Interrupt register<sup>4)</sup> (F241h) and the 'Cache Read' Command (F220h). A decision diamond checks if DQ[15]=1 & DQ[13]=1. If 'No', it loops back to the first write operation. If 'Yes', it proceeds to a decision diamond 'Done with (n-1)th command issue?'. If 'Yes', it waits for INT high State (F241h DQ[15]=INT). If 'No', it writes 'FBA' (F100h), 'FPA, FSA<sup>2)</sup>' (F107h), waits for INT high State (F241h DQ[15]=INT), reads the Controller Status Register (F240h DQ[10]=Error), and checks if DQ[10]=0. If 'No', it loops back to the 'Done with (n-1)th command issue?' decision. If 'Yes', it writes 0 to the Interrupt register<sup>4)</sup> (F241h DQ=0000h), writes the 'Cache Read' Command (F220h DQ=000Eh), and the host reads data from DataRAM<sup>5)</sup>. Another decision diamond checks if DQ[10]=0. If 'No', it loops back to the 'Done with (n-1)th command issue?' decision. If 'Yes', it writes 0 to the Interrupt register<sup>4)</sup> (F241h DQ=0000h), writes the 'Finish Cache Read Command' @ Final Read (F220h DQ=000Ch), the host reads data from DataRAM<sup>6)</sup>, waits for INT high State (F241h DQ[15]=INT), reads the Controller Status Register (F240h DQ[10]=Error), and checks if DQ[10]=0. If 'No', it loops back to the 'Done with (n-1)th command issue?' decision. If 'Yes', the host reads data from DataRAM, and the process ends at 'END'.

5) When host reads data from DataRAM, host should start from the DataRAM of the first set BSA, and then next DataRAM alternately, as the number of Cache Read.

Cache Read Diagram



- 1st Address Setting : Address Setting Operation for first page load(FCBA, FCPA, FCSA, and BSA).
- 2nd~nth Address Setting : Address Setting Operation from 2nd~nth page load(FBA and FPA).
- Command Setting : It consists of writing 0 to Interrupt register and writing command to Command register.  
(In INT auto mode, writing 0 to Interrupt register may be ignored)
- Status Read : It consists of INT high state checking and Controller Status Register checking step.
- Host read 1st~nth data from DataRAM : During this step, Host can read data from DataRAM by any read mode which supported by MuxOneNAND.
- Finish Command Setting : If host want to finish Cache Read, Host can finish Cache Read by issuing Finish Command.
- Controller Status Register Status: During Cache Read - Ongoing / Load  
ECC Error during Cache Read - Ongoing / Load / Error  
ECC Error at Finish Cache Read - Load / Error

Note 1) 3rd~nth address can be set during INT=low, and also during INT=High, before next 'Cache Read Command'.

### **3.9 Synchronous Burst Block Read Operation(RM=1, WM=X)**

See Timing Diagram 6.3 and 6.4.

MuxOneNAND is internally composed of two DataRAMs and NAND Flash Array. And for host to read data from NAND Cell Array, load operation which moves data from NAND Cell Array to DataRAM is required. After this load operation, host may use various read mode, such as synchronous burst read or asynchronous read, to read data from MuxOneNAND.

But these types of read mode require issuing of address and Load Command for each page, and CPU had the burden of calculating address to be read. To solve this burden, Synchronous Burst Block Read Mode is introduced, which enables host to read the data of succeeding page with CLK toggle, after initial address setting and command input. This Synchronous Burst Block Read is intended to transfer continuous massive data in NAND Flash Array at high speed, and it sequentially reads out data only from Main Area, where large sized data is stored.

The addresses set for Synchronous Burst Block Read is Start Page Address(FPA), Number of Page(FPC) and BSA. Note that the number of page set by FPC should not exceed the block boundary, since page wrap-around is not supported. And from the start page address to desired number of page, Synchronous Burst Block Read will output data by CLK toggle and  $\overline{CE}$  enable/disable. FPC must be set from 3pages to 64pages. (Refer to 2.8.13)

The Host can access MuxOneNAND during Synchronous Burst Block Read in between every 1-page of read cycle. When host accesses DataRAMs, the start address of DataRAMs must be a multiple of 4. In doing this, INT pin or bit is used as indicator signal. Thus, before host reads 1-page data from DataRAM, host must confirm INT pin or bit return low to high, and then enable  $\overline{CE}$  to read 1-page of data. And when host read operation for this 1-page is done, INT will automatically turn low. Note that INT auto mode is a mandatory option for Synchronous Burst Block Read, and  $\overline{WE}$  must always be set high throughout this operation.

Therefore, the steps are as follows;

1. Host will deassert  $\overline{CE}$  of MuxOneNAND after checking the indicator(INT pin / bit) turn low.
2. And then assert the  $\overline{CE}$  of other device to perform another operation.
3. Then disable this other device by deasserting  $\overline{CE}$  when desired operation is done.
4. Once the host confirms the INT pin or bit of MuxOneNAND turn low to high, host may read the data of following page by asserting  $\overline{CE}$ (refer to synchronous burst block read operation timing).

Return of INT pin to high implies the internal load operation from NAND Flash Array to DataRAM is complete. Also, even when the host is NOT accessing other device, this assert/deassert of  $\overline{CE}$  step is necessary.

To read data from this loaded 1 page, same 4, 8, 16, 32, continuous (1K word) linear burst read operation of synchronous burst read may be utilized.

In conclusion, by supporting indicator signal such as INT pin or bit, host may access other device without terminating continuous linear synchronous burst block read, while using continuous linear burst read mode as synchronous block read within 1 block between every (n) page and (n+1) page. (refer to synchronous burst block read boundary)

For 1 bit error during Synchronous Burst Block Read, ECC correction will be done automatically, and Controller Status Register(F240h) will show 'load ok' status. On the other hand, for 2 bit error during Synchronous Burst Block Read, ECC correction is not possible, and Controller Status Register(F240h) will show 'load fail' status.

Note that for both cases, ECC Status Register(FF00h) value will remain the same at value of 0000h.



### **3.9.1 Burst Address Sequence During Synchronous Burst Block Read Mode**

In a Synchronous Burst Block Read, data is output with respect to a clock input.

MuxOneNAND is capable of a continuous linear burst operation within one block size and a fixed-length linear burst operation of a preset length.

Note that only INT pin is valid indicator signal for continuous linear burst read operation but both INT pin and bit are valid for a fixed-length linear burst operation.

Same as the normal burst mode, the initial word will be output asynchronously, regardless of BRWL. While the following words will be determined by BRWL value.

The latency is determined by the host based on the BRWL bit setting in the System Configuration 1 Register. The default BRWL is 4 latency cycles. At clock frequencies of 40MHz or lower, latency cycles can be reduced to 3, at frequency range from 40MHz to 66MHz, latency cycle should be over 4. And at 83MHz frequency, BRWL should be set to 6. BRWL can be set up to 7 latency cycles.

The BRWL registers can be read during a burst read mode by using the  $\overline{\text{AVD}}$  signal with an address.

### **3.9.2 Continuous Linear Burst Read Operation During Synchronous Burst Block Read Mode**

#### **First Clock Cycle**

The initial word is output at t<sub>lAA</sub> after the rising edge of the first CLK cycle. The RDY output indicates the initial word is ready to the system by pulsing high. If the device is accessed synchronously while it is set to Asynchronous Read Mode, the first data can still be read out.

#### **Subsequent Clock Cycles**


Subsequent words are output (Burst Access Time from Valid Clock to Output) t<sub>BA</sub> after the rising edge of each successive clock cycle, which automatically increments the internal address counter.

#### **Terminating Synchronous Burst Block Read**

The device will continue to output sequential burst data until the system resets (Cold/Warm/Hot Reset), wrapping around until it reaches the designated address (see Section 3.9.1 for burst address sequence). Asserting  $\overline{\text{WE}}$  low is prohibited during Synchronous Burst Block Read operation.

Synchronous Burst Block Read Boundary

Read Sequence for Single Plane Device  
:note that only main area data is read.



### 3.9.3 4-, 8-, 16-, 32-, 1K- Word Linear Burst Read Operation During Synchronous Burst Block Read Mode

Same as normal linear burst read, synchronous burst block read enables a fixed number of words to be read from consecutive address.

The device supports a burst read from consecutive addresses of 4-, 8-, 16-, 32- and 1K-words with no wrap. (note that wrap-around is not supported in Synchronous Burst Block Read)

### 3.9.4 Programmable Burst Read Latency Operation During Synchronous Burst Block Read Mode


Synchronous burst block read mode have programmable burst read latency just same manner as normal synchronous burst read mode.

Upon power up, the number of initial clock cycles from Valid Address ( $\overline{AVD}$ ) to initial data defaults to four clocks.

The number of clock cycles (n) which are inserted after the clock which is latching the address. The host can read the first data with the (n+1)th rising edge.

The number of total initial access cycles is programmable from three to seven cycles. After the number of programmed burst clock cycles is reached, the rising edge of the next clock cycle triggers the next burst data.

#### Four Clock Burst Read Latency (default condition)




### 3.9.5 Handshaking Operation During Synchronous Burst Block Read Mode

The handshaking feature allows the host system to simply monitor the RDY signal from the device to determine when the initial word of burst data is ready to be read.

To set the number of initial cycles for optimal burst mode, the host should use the programmable burst read latency configuration (see Section 2.8.19, "System Configuration1 Register").

The rising edge of RDY which is derived at the same cycle of data fetch clock indicates the initial word of valid burst data.

**Synchronous Burst Block Read Operation Flow Chart**



Note: 1) These registers must be set as BSA=1000, BSC=00 and FSA=00.

2) INT auto mode is mandatory for Synchronous Burst Block Read Operation.

3) For the continuous synchronous burst block read, only INT PIN is available. For the other fixed number of words linear burst block read, both INT register and INT pin are available.

4) While reading data from DataRAM, all normal synchronous burst read mode is supported for the main area.

5) At this time, host should disable the  $\overline{CE}$  of OneNAND in order to operate another device. Even if host does not operate another device,  $\overline{CE}$  should be disabled during INT low.

### **3.10 Synchronous Write(RM=1, WM=1)**

See Timing Diagram 6.8, 6.9 and 6.10.

Burst mode operations enable high-speed synchronous read and write operations. Burst operations consist of a multi-clock sequence that must be performed in an ordered fashion. After  $\overline{CE}$  goes low, the address to access is latched on the next rising edge of  $\overline{clk}$  that  $\overline{ADV}$  is low. During this first clock rising edge,  $\overline{WE}$  indicates whether the operation is going to be a read ( $\overline{WE}$  = high) or write ( $\overline{WE}$  = low). The size of a burst can be specified in the BL as either a fixed length or continuous. Fixed-length bursts consist of 4, 8, 16, and 32 words. Continuous burst write has the ability to start at a specified address and burst within the designated DataRAM. The latency count stored in the BRWL defines the number of clock cycles that elapse before the initial data value is transferred between the processor and MuxOneNAND device.

The RDY output will be asserted as soon as a burst is initiated, and will be de-asserted to indicate when data is to be transferred into (or out of) the memory. The processor can access other devices without incurring the timing penalty of the initial latency for a new burst by suspending burst mode. Bursts are suspended by stopping  $\overline{clk}$ .  $\overline{clk}$  can be stopped high or low.

To continue the burst sequence,  $\overline{clk}$  is restarted after valid data is available on the bus.

Same as the normal burst mode, the latency is determined by the host based on the BRWL bit setting in the System Configuration 1 Register. The default BRWL is 4 latency cycles. At clock frequencies of 40MHz or lower, latency cycles can be reduced to 3, at frequency range from 40MHz to 66MHz, latency cycle should be over 4. And at 83MHz frequency, BRWL should be set to 6. BRWL can be set up to 7 latency cycles.

For BufferRAMs, both 'Start Initial Burst Write' and 'Burst Write' is supported. (Refer to Chapter 3.2)

However, for Register Access, only 'Start Initial Burst Write' is supported. Therefore, Synchronous Burst Write on Register is prohibited. (Refer to Chapter 3.2 and 6.10)

### 3.11 Program Operation

See Timing Diagram 6.12



The Program operation is used to program data from the on-chip BufferRAMs into the NAND FLASH memory array.

The device has two 2KB data buffers, each 1 Page (2KB + 64B) in size. Each page has 4 sectors of 512B each main area and 16B spare area. The device can be programmed in units of 1~4 sectors.


The architecture of the DataRAMs permits a simultaneous data-write operation from the Host to one of data buffers and a program operation from the other data buffer to the NAND Flash Array memory. Refer to Section 3.12.2, "Write While Program Operation", for more information.

#### Addressing for program operation

Within a block, the pages must be programmed consecutively from the LSB (least significant bit) page of the block to MSB (most significant bit) pages of the block. Random page address programming is prohibited.



Program Operation Flow Diagram



⌘ : If program operation results in an error, map out the block including the page in error, and copy the target data to another block.

**Note 1)** Data input could be done anywhere between "Start" and "Write Program Command".

**Note 2)** 'Write 0 to interrupt register' step may be ignored when using INT auto mode. Refer to chapter 2.8.18.1

During the execution of the Internal Program Routine, the host is not required to provide any further controls or timings. Furthermore, all commands, except a Reset command, will be ignored. A reset during a program operation will cause data corruption at the corresponding location.

If a program error is detected at the completion of the Internal Program Routine, map out the block, including the page in error, and copy the target data to another block. An error is signaled if DQ10 = "1" of Controller Status Register(F240h) .

Data input from the Host to the DataRAM can be done at any time during the Internal Program Routine after "Start" but before the "Write Program Command" is written.


### 3.12 Copy-Back Program Operation

The Copy-Back program is configured to quickly rewrite data stored in one page without utilizing memory other than OneNAND. Since the time-consuming cycles of serial access and re-loading cycles are removed, the system performance is improved. The benefit is especially obvious when a portion of block is updated and the rest of the block also need to be copied to the newly assigned free block.

Data from the source page is saved in one of the on-chip DataRAM buffers and then programmed directly into the destination page. The DataRAM is overwritten the previous data using the Buffer Sector Address (BSA) and Buffer Sector Count (BSC).

The Copy-Back Program Operation does this by performing sequential page-reads without a serial access and executing a copy-program using the address of the destination page.

Copy-Back Program Operation Flow Chart



\* : If program operation results in an error, map out the block including the page in error and copy the target data to another block.

Note 1) Selected DataRAM by BSA & BSC is used for Copy back operation, so previous data is overwritten.

2) FBA, FPA and FSA should be input prior to FCBA, FCPA and FCSA.

3) 'Write 0 to interrupt register' step may be ignored when using INT auto mode. Refer to chapter 2.8.18.1



The Copy-Back steps shown in the flow chart are:

- Data is read from the NAND Array using Flash Block Address (FBA), Flash Page Address (FPA) and Flash Sector Address (FSA). FBA, FPA, and FSA identify the source address to read data from NAND Flash array.
- The BufferRAM Sector Count (BSC) and BufferRAM Sector Address (BSA) identifies how many sectors and the location of the sectors in DataRAM that are used.
- The destination address in the NAND Array is written using the Flash Copy-Back Block Address (FCBA), Flash Copy-Back Page Address (FCPA), and Flash Copy-Back Sector Address (FCSA).
- The Copy-Back Program command is issued to start programming.
- Upon completion of copy-back programming to the destination page address, the Host checks the status to see if the operation was successfully completed. If there was an error, map out the block including the page in error and copy the target data to another block.


### 3.12.1 Copy-Back Program Operation with Random Data Input

The Copy-Back Program Operation with Random Data Input in MuxOneNAND consists of 2 phase, Load data into DataRAM, Modify data and program into designated page. Data from the source page is saved in one of the on-chip DataRAM buffers and modified by the host, then programmed into the destination page.

As shown in the flow chart, data modification is possible upon completion of load operation. ECC is also available at the end of load operation. Therefore, using hardware ECC of MuxOneNAND, accumulation of 1 bit error can be avoided.

Copy-Back Program Operation with Random Data Input will be effectively utilized at modifying certain bit, byte, word, or sector of source page to destination page while it is being copied.

Copy-Back Program Operation with Random Data Input Flow Chart



### 3.13 Erase Operation


There are multiple methods for erasing data in the device including Block Erase and Multi-Block Erase.

#### 3.13.1 Block Erase Operation

See Timing Diagram 6.13

The Block Erase Operation is done on a block basis. To erase a block is to write all 1's into the desired memory block by executing the Internal Erase Routine. All previous data is lost.

Block Erase Operation Flow Chart



Note 1) 'Write 0 to interrupt register' step may be ignored when using INT auto mode. Refer to chapter 2.8.18.1

In order to perform the Internal Erase Routine, the following command sequence is necessary.

- The Host sets the block address of the memory location.
- The Erase Command initiates the Internal Erase Routine. During the execution of the Routine, the host is not required to provide further controls or timings. During the Internal erase routine, all commands, except the Reset command and Erase Suspend Command, written to the device will be ignored.

A reset during an erase operation will cause data corruption at the corresponding location.

### 3.13.2 Multi-Block Erase Operation

See Timing Diagram 6.13

Using Multi-Block Erase, the device can be erased up to 64 multiple blocks simultaneously.

Multiple blocks can be erased by issuing a Multi-Block Erase command and writing the block address of the memory location to be erased. The final Flash Block Address (FBA) and Block Erase command initiate the internal multi block erase routine. During a Multi-Block Erase, the OnGo bit of the Controller Status Register is set to '1'(busy) from the time that the first block address to be latched is written to the time that the actual erase operation finishes.

During block address latch sequence, issuing of other commands except Block Erase, and Multi Block Erase at INT=High will abort the current operation. So to speak, It will cancel the previously latched addresses of Multi Block Erase Operation. On the other hand, Other command issue at INT=low will be ignored.

A reset during an erase operation will cause data corruption at the address location being operated on during the reset.

Despite a failed block during Multi-Block Erase operation, the device will continue the erase operation until all other specified blocks are erased.

Erase Suspend Command issue during Multi Block Erase Address latch sequence is prohibited.

#### Locked Blocks

If there are locked blocks in the specified range, the Multi-Block Erase operation works as the follows.

Case 1: All specified blocks except BA(2) will be erased.

[BA(1)+0095h] + **[BA((2), locked))+0095h** + ... + [BA(N-1)+0095h] + [BA(N)+0094h]

Case 2: Multi-Block Erase Operation fails to start if the last Block Erase command is put together with the locked block address until right command and address input are issued.

[BA(1)+0095h] + [BA(2)+0095h] + ... + [BA(N-1)+0095h] + **[BA((N), locked))+0094h**

Case 3: All specified blocks except BA(N) are erased.


[BA(1)+0095h] + [BA(2)+0095h] + ... + [BA(N-1)+0095h] + **[BA(N, locked))+0094h** + [BA(N+1)+0094h]

### 3.13.3 Multi-Block Erase Verify Read Operation

After a Multi-Block Erase Operation, verify Erase Operation result of each block with Multi-Block Erase Verify Command combined with address of each block.

If a failed address is identified, it must be managed by firmware.

**Multi Block Erase/ Multi Block Erase Verify Read Flow Chart**



Note 1) 'Write 0 to interrupt register' step may be ignored when using INT auto mode. Refer to chapter 2.8.18.1

### 3.13.4 Erase Suspend / Erase Resume Operation

The Erase Suspend/Erase Resume Commands interrupt and restart a Block Erase or Multi-Block Erase operation so that user may perform another urgent operation on the block that is not being designated by Erase/Multi-Block Erase Operation.

#### Erase Suspend During a Block Erase Operation

When Erase Suspend command is written during a Block Erase or Multi-Block Erase operation, the device requires a maximum of 500us to suspend erase operation. Erase Suspend Command issue during Block Address latch sequence is prohibited.

After the erase operation has been suspended, the device is ready for the next operation including a load, program, copy-back program, Lock, Unlock, Lock-tight, Hot Reset, NAND Flash Core Reset, Command Based Reset, Multi-Block Erase Read Verify, or OTP Access.


The subsequent operation can be to any block that was NOT being erased.

A special case arises pertaining Erase Suspend to the OTP. A Reset command is used to exit from the OTP Access mode. If the Reset-triggered exit from the OTP Access Mode happens during an Erase Suspend Operation, the erase routine could fail. Therefore to exit from the OTP Access Mode without suspending the erase operation stop, a 'NAND Flash Core Reset' command should be issued.

For the duration of the Erase Suspend period the following commands are not accepted:

- Block Erase/Multi-Block Erase/Erase Suspend

#### Erase Suspend and Erase Resume Operation Flow Chart



Note 1) Erase Suspend command input is prohibited during Multi Block Erase address latch period.

2) If OTP access mode exit happens with Reset operation during Erase Suspend mode, Reset operation could hurt the erase operation. So if a user wants to exit from OTP access mode without the erase operation stop, Reset NAND Flash Core command should be used.

3) 'Write 0 to interrupt register' step may be ignored when using INT auto mode. Refer to chapter 2.8.18.1

**Erase Resume**

When the Erase Resume command is executed, the Block Erase will restart. The Erase Resume operation does not actually resume the erase, but starts it again from the beginning.

When an Erase Suspend or Erase Resume command is executed, the addresses are in Don't Care state.

For Multi Block Erase, Erase suspend/Resume can be operated after final Erase command (0094h) is issued. Therefore, Erase Resume operation does not actually resume from the erased block, but resumes the multi block erase from the beginning.

## 3.14 OTP Operation

One Block of the NAND Flash Array memory is reserved as a One-Time Programmable Block memory area. Also, 1st Block of NAND Flash Array can be used as OTP.

The OTP block can be read, programmed and locked using the same operations as any other NAND Flash Array memory block. OTP block cannot be erased.

OTP block is fully-guaranteed to be a valid block.

**Entering the OTP Block**

The OTP block is separately accessible from the rest of the NAND Flash Array by using the OTP Access command instead of the Flash Block Address (FBA).

**Exiting the OTP Block**

To exit the OTP Access Mode, a Cold-, Warm-, Hot-, or NAND Flash Core Reset operation is performed.

**Exiting the OTP Block during an Erase Operation**

If the Reset-triggered exit from the OTP Access Mode happens during an Erase Suspend Operation, the erase routine could fail. Therefore to exit from the OTP Access Mode without suspending the erase operation stop, a 'NAND Flash Core Reset' command should be issued.

**The OTP Block Page Assignments**

OTP area is one block size (128KB+4KB, 64 Pages) and is divided into two areas. The 50-page User Area is available as an OTP storage area. The 14-page Manufacturer Area is programmed by the manufacturer prior to shipping the device to the user.

**OTP Block Page Allocation Information**

| Area         | Page               | Use                             |
|--------------|--------------------|---------------------------------|
| User         | 0 ~ 49 (50 pages)  | Designated as user area         |
| Manufacturer | 50 ~ 63 (14 pages) | Used by the device manufacturer |


**Three Possible OTP Lock Sequence (Refer to Chapter 3.14.3~3.14.5 for more information)**

Since OTP Block and 1st Block OTP can be locked only by programming into 8th word of sector0, page0 of the spare memory area of OTP, OTP Block and 1st Block OTP lock sequence is restricted into three following cases.


Note that user should be careful, because locking OTP Block before locking 1st Block OTP will disable locking 1st Block OTP.

1. OTP Block Lock Only :  
Once the OTP Block is locked, 1st Block OTP Lock is impossible.
2. 1st Block OTP Lock, and then Lock OTP Block afterwards :  
Locking 1st Block OTP does not lock the OTP block, so that OTP Block Lock can be performed thereafter.
3. OTP Block Lock and 1st Block OTP Lock simultaneously:  
This simultaneous operation can be done by programming into 8th word of sector0, page0 of the spare memory area of OTP.

OTP Block Area Structure



1st Block OTP Area Structure





### 3.14.1 OTP Block Load Operation


An OTP Block Load Operation accesses the OTP area and transfers identified content from the OTP to the DataRAM on-chip buffer, thus making the OTP contents available to the Host.

The OTP area is a separate part of the NAND Flash Array memory. It is accessed by issuing OTP Access command(65h) instead of a Flash Block Address (FBA) command.

After being accessed with the OTP Access Command, the contents of OTP memory area are loaded using the same operations as a normal load operation to the NAND Flash Array memory (see section 3.6 for more information).

To exit the OTP access mode following an OTP Block Load Operation, a Cold-, Warm-, Hot-, or NAND Flash Core Reset operation is performed.

OTP Block Read Operation Flow Chart



Note 1) FBA(NAND Flash Block Address) could be omitted or any address.

2) 'Write 0 to interrupt register' step may be ignored when using INT auto mode. Refer to chapter 2.8.18.1

### **3.14.2 OTP Block Program Operation**

An OTP Block Program Operation accesses the OTP area and programs content from the DataRAM on-chip buffer to the designated page(s) of the OTP.


**A memory location in the OTP area can be programmed only one time (no erase operation permitted).**

The OTP area is programmed using the same sequence as normal program operation after being accessed by the command (see section 3.8 for more information).

#### **Programming the OTP Area**

- Issue the OTP Access Command
- Write data into the DataRAM (data can be input at anytime between the "Start" and "Write Program" commands)
- Issue a Flash Block Address (FBA) which is unlocked area address of NAND Flash Array address map.
- Issue a Write Program command to program the data from the DataRAM into the OTP
- When the OTP Block programming is complete,  
do a Cold-, Warm-, Hot-, NAND Flash Core Reset to exit the OTP Access mode.

OTP Block Program Operation Flow Chart



Note 1) FBA(NAND Flash Block Address) could be omitted or any address.

2) Data input could be done anywhere between "Start" and "Write Program Command".

3) FBA should point the unlocked area address among NAND Flash Array address map.

4) 'Write 0 to interrupt register' step may be ignored when using INT auto mode. Refer to chapter 2.8.18.1

### 3.14.3 OTP Block Lock Operation

Even though the OTP area can only be programmed once without erase capability, it can be locked when the device starts up to prevent any changes from being made.

Unlike the main area of the NAND Flash Array memory, **once the OTP block is locked, it cannot be unlocked, for locking bit for both blocks lies in the same word of OTP area.**

Therefore, if OTP Block is locked prior to 1st Block OTP lock, 1st Block OTP cannot be locked.

#### Locking the OTP


Programming to the OTP area can be prevented by locking the OTP area. Locking the OTP area is accomplished by programming **XXFCh** to 8th word of sector0 in page0 spare area in the OTP block.

At device power-up, this word location is checked and if **XXFCh** is found, the OTP<sub>L</sub> bit of the Controller Status Register is set to "1", indicating the OTP is locked. When the Program Operation finds that the status of the OTP is locked, the device updates the Error Bit of the Controller Status Register as "1" (fail).

#### OTP Lock Operation Steps

- Issue the OTP Access Command
- Fill data to be programmed into DataRAM (data can be input at anytime between the "Start" and "Write Program" commands)
- Write **'XXFCh'** data into the 8th word of sector0 in page0 spare area of the DataRAM.
- Issue a Flash Block Address (FBA) which is unlocked area address of NAND Flash Array address map.
- Issue a Program command to program the data from the DataRAM into the OTP
- When the OTP lock is complete, do a Cold Reset to exit the OTP Access mode and update OTP lock bit[6].
- OTP lock bit[6] of the Controller Status Register will be set to "1" and the OTP will be locked.

OTP Block Lock Operation Flow Chart



Note 1) FBA(NAND Flash Block Address) could be omitted or any address.

2) Data input could be done anywhere between "Start" and "Write Program Command".

3) FBA should point the unlocked area address among NAND Flash Array address map.

4) 'Write 0 to interrupt register' step may be ignored when using INT auto mode. Refer to chapter 2.8.18.1

### 3.14.4 1st Block OTP Lock Operation

1st Block could be used as OTP, for secured booting operation.

1st Block OTP can be accessed just as any other NAND Flash Array Blocks before it is locked, however, once 1st Block is locked to be OTP, 1st Block OTP cannot be erased or programmed.

Note that OTP Block can be locked freely after locking 1st Block OTP.

#### Locking the 1st Block OTP

Programming to the 1st Block OTP area can be prevented by locking the OTP area. Locking the OTP area is accomplished by programming **XXF3h** to 8th word of sector0 in page0 spare area in the OTP block.

At device power-up, this word location is checked and if **XXF3h** is found, the OTP<sub>BL</sub> bit of the Controller Status Register is set to "1", indicating the 1st Block is locked. When the Program Operation finds that the status of the 1st Block is locked, the device updates the Error Bit of the Controller Status Register as "1" (fail).


#### 1st Block OTP Lock Operation Steps

- Issue the OTP Access Command
- Fill data to be programmed into DataRAM (data can be input at anytime between the "Start" and "Write Program" commands)
- Write '**XXF3h**' data into the 8th word of sector0 in page0 spare area of the DataRAM.
- Issue a Flash Block Address (FBA) which is unlocked area address of NAND Flash Array address map.
- Issue a Program command to program the data from the DataRAM into the OTP
- When the 1st Block OTP lock is complete, do a Cold Reset to exit the OTP Access mode and update 1st Block OTP lock bit[5].
- 1st Block OTP lock bit[5] of the Controller Status Register will be set to "1" and the 1st Block will be locked.

Even though the OTP area can only be programmed once without erase capability, it can be locked when the device starts up to prevent any changes from being made.

Unlike other remaining main area of the NAND Flash Array memory, **once the 1st block OTP is locked, it cannot be unlocked.**

1st Block OTP Lock Operation Flow Chart



Note 1) FBA(NAND Flash Block Address) could be omitted or any address.

2) Data input could be done anywhere between "Start" and "Write Program Command".

3) FBA should point the unlocked area address among NAND Flash Array address map.

4) 'Write 0 to interrupt register' step may be ignored when using INT auto mode. Refer to chapter 2.8.18.1

### 3.14.5 OTP and 1st Block OTP Lock Operation

OTP and 1st Block can be locked simultaneously, for locking bit lies in the same word of OTP area.

1st Block OTP can be accessed just as any other NAND Flash Array Blocks before it is locked, however, once 1st Block is locked to be OTP, 1st Block OTP cannot be erased or programmed. Also, OTP area can only be programmed once without erase capability, it can be locked when the device starts up to prevent any changes from being made.

#### Locking the OTP and 1st Block OTP

Programming to the OTP area and 1st Block OTP area can be prevented by locking the OTP area. Locking the OTP area is accomplished by programming **XXF0h** to 8th word of sector0 in page0 spare area in the OTP block.

At device power-up, this word location is checked and if **XXF0h** is found, the OTP<sub>L</sub> and OTP<sub>BL</sub> bit of the Controller Status Register is set to "1", indicating the OTP and 1st Block is locked. When the Program Operation finds that the status of the OTP and 1st Block is locked, the device updates the Error Bit of the Controller Status Register as "1" (fail).

#### OTP and 1st Block OTP simultaneous Lock Operation Steps


- Issue the OTP Access Command
- Fill data to be programmed into DataRAM (data can be input at anytime between the "Start" and "Write Program" commands)
- Write **'XXF0h'** data into the 8th word of sector0 in page0 spare area of the DataRAM.
- Issue a Flash Block Address (FBA) which is unlocked area address of NAND Flash Array address map.
- Issue a Program command to program the data from the DataRAM into the OTP
- When the 1st Block OTP lock is complete, do a Cold Reset to exit the OTP Access mode and update 1st Block OTP lock bit[5] and OTP lock bit[6].
- 1st Block OTP lock bit[5] and OTP lock bit[6] of the Controller Status Register will be set to "1" and the OTP and 1st Block will be locked.

Even though the OTP area can only be programmed once without erase capability, it can be locked when the device starts up to prevent any changes from being made.

Unlike other remaining main area of the NAND Flash Array memory, **once the OTP block and the 1st block OTP are locked, it cannot be unlocked.**



OTP and 1st Block OTP Lock Operation Flow Chart



Note 1) FBA(NAND Flash Block Address) could be omitted or any address.

2) Data input could be done anywhere between "Start" and "Write Program Command".

3) FBA should point the unlocked area address among NAND Flash Array address map.


4) 'Write 0 to interrupt register' step may be ignored when using INT auto mode. Refer to chapter 2.8.18.1

## 3.15 Dual Operations

The device has independent dual data buffers on-chip (except during the Boot Load period) that enables higher performance read and program operation.

### 3.15.1 Read-While-Load Operation

This operation accelerates the read performance of the device by enabling data to be read out by the host from one DataRAM buffer while the other DataRAM buffer is being loaded with data from the NAND Flash Array memory.




The dual data buffer architecture provides the capability of executing a data-read operation from one of DataRAM buffers during a simultaneous data-load operation from Flash to the other buffer. Simultaneous load and read operation to same data buffer is prohibited. See sections 3.6 and 3.7 for more information on Load and Read Operations.

If host sets FBA, FSA, or FPA while loading into designated page, it will fail the internal load operation. Address registers should not be updated until internal operation is completed.

### 3.15.2 Write-While-Program Operation


This operation accelerates the programming performance of the device by enabling data to be written by the host into one DataRAM buffer while the NAND Flash Array memory is being programmed with data from the other DataRAM buffer.




The dual data buffer architecture provides the capability of executing a data-write operation to one of DataRAM buffers during simultaneous data-program operation to Flash from the other buffer. Simultaneous program and write operation to same data buffer is prohibited. See sections 3.8 for more information on Program Operation.

If host sets FBA, FSA, or FPA while programming into designated page, it will fail the internal program operation. Address registers should not be updated until internal operation is completed.

Read While Load Diagram



Write While Program Diagram



### 3.16 DQ6 Toggle Bit

The MuxOneNAND device has DQ6 Toggle bit. Toggle bit is another option to detect whether an internal load operation is in progress or completed. Once the BufferRAM(BootRAM, DataRAM0, DataRAM1) is at a busy state during internal load operation, DQ6 will toggle. Toggling DQ6 will stop after the device completes its internal load operation. The MuxOneNAND device's DQ6 Toggle will be valid only when host reads BufferRAM designated by BSA which will be loaded by internal load operation. DQ6 toggle can be used 350ns after load command(0000h and 0013h of Command based Operation) issue, until data sensing from the NAND Flash Array memory into Page Buffer and transferring from the Page Buffer to the DataRAM are finished. By reading the same address more than twice utilizing either asynchronous or synchronous read (Figure 6.19, 6.20 and 6.21), the host will read toggled value of DQ6 and the rest of DQ's are not guaranteed to be fixed value. DQ6 toggle is only for reading status of BufferRAM which is being loaded by internal operation, that is, BufferRAM designated by BSA. Host may read previous data from BufferRAM not pointed by BSA during internal load operation.

DQ6 toggle bit can be useful at Cold Reset to determine the ready/busy state of MuxOneNAND. Since INT pin is initially at High-Z state, when host needs to check the completion of bootcode copy operation, the host cannot judge the ready/busy status of MuxOneNAND by INT pin. Therefore, by checking DQ6 toggle of BootRAM, the host should detect the completion of bootcode copy.

Note that DQ6 toggle bit is not valid at Cache Read and Synchronous Burst Block Read.

|             | Status       | DQ15~DQ7       | DQ6    | DQ5~DQ0        |
|-------------|--------------|----------------|--------|----------------|
| In Progress | Data Loading | X (Don't Care) | Toggle | X (Don't Care) |

### 3.17 ECC Operation

The MuxOneNAND device has on-chip ECC with the capability of detecting 2 bit errors and correcting 1-bit errors in the NAND Flash Array memory main and spare areas.

As the device transfers data from a BufferRAM to the NAND Flash Array memory Page Buffer for Program Operation, the device initiates a background operation which generates an Error Correction Code (ECC) of 24bits for each sector main area data and 10bits for 2nd and 3rd word data of each sector spare area.

During a Load operation from the NAND Flash Array memory Page, the on-chip ECC engine generates a new ECC. The 'Load ECC result' is compared to the originally 'Program ECC' thus detecting the number and position of errors. Single-bit error is corrected.

ECC is updated by the device automatically. After a Load Operation, the Host can determine whether there was error by reading the 'ECC Status Register' (refer to section 2.8.26).

Error types are divided into 'no error', '1bit correctable error', and '2bit error uncorrectable error'.

MuxOneNAND supports 2bit EDC even though 2bit error seldom or never occurs. Hence, it is not recommended for Host to read 'ECC Status Register' for checking ECC error because the built-in Error Correction Logic of MuxOneNAND automatically corrects ECC error.

When the device reads the NAND Flash Array memory main and spare area data with an ECC operation, the device doesn't place the newly generated ECC for main and spare area into the buffer. Instead it places the ECC which was generated and written during the program operation into the buffer.

An ECC operation is also done during the Boot Loading operation.

#### 3.17.1 ECC Bypass Operation

In an ECC bypass operation, the device does not generate ECC as a background operation. The result does not indicate error position (refer to the ECC Result Table).

In a Program Operation the ECC code to NAND Flash Array memory spare area is not updated.

During a Load operation, the on-chip ECC engine does not generate a new ECC internally. Also the ECC Status & Result to Registers are invalid. The error is not corrected and detected by itself, so that ECC bypass operation is not recommended for host.

ECC bypass operation is set by the 9bit of System Configuration 1 Register (see section 2.8.19)

#### ECC Code and ECC Result by ECC Operation

| Operation     | Program operation                              | Load operation                             |                                         |             |
|---------------|------------------------------------------------|--------------------------------------------|-----------------------------------------|-------------|
|               | ECC Code Update to NAND Flash Array Spare Area | ECC Code at BufferRAM Spare Area           | ECC Status & Result Update to Registers | 1bit Error  |
| ECC operation | Update                                         | Pre-written ECC code <sup>(1)</sup> loaded | Update                                  | Correct     |
| ECC bypass    | Not update                                     | Pre-written code <sup>(1)</sup> loaded     | Invalid                                 | Not correct |

**NOTE:**

1. Pre-written ECC code : ECC code which is previously written to NAND Flash Spare Area in program operation.

## **3.18 Invalid Block Operation**

Invalid blocks are defined as blocks in the device's NAND Flash Array memory that contain one or more invalid bits whose reliability is not guaranteed by Samsung.

The information regarding the invalid block(s) is called the Invalid Block Information. Devices with invalid block(s) have the same quality level as devices with all valid blocks and have the same AC and DC characteristics.

An invalid block(s) does not affect the performance of valid block(s) because it is isolated from the bit line and the common source line by a select transistor.

The system design must be able to mask out the invalid block(s) via address mapping. The 1st block, which is placed on 00h block address, is always fully guaranteed to be a valid block.

Due to invalid marking, during load operation for identifying invalid block, a load error may occur.

### **3.18.1 Invalid Block Identification Table Operation**

A system must be able to recognize invalid block(s) based on the original invalid block information and create an invalid block table.


Invalid blocks are identified by erasing all address locations in the NAND Flash Array memory except locations where the invalid block(s) information is written prior to shipping.

An invalid block(s) status is defined by the 1st word in the spare area. Samsung makes sure that either the 1st or 2nd page of every invalid block has non-FFFFh data at the 1st word of sector0.

Since the invalid block information is also erasable in most cases, it is impossible to recover the information once it has been erased. Any intentional erase of the original invalid block information is prohibited.

The following suggested flow chart can be used to create an Invalid Block Table.

Invalid Block Table Creation Flow Chart



### 3.18.2 Invalid Block Replacement Operation

Within its life time, additional invalid blocks may develop with NAND Flash Array memory. Refer to the device's qualification report for the actual data.

The following possible failure modes should be considered to implement a highly reliable system.

In the case of a status read failure after erase or program, a block replacement should be done. Because program status failure during a page program does not affect the data of the other pages in the same block, a block replacement can be executed with a page-sized buffer by finding an erased empty block and reprogramming the current target data and copying the rest of the replaced block.

#### Block Failure Modes and Countermeasures


| Failure Mode                         | Detection and Countermeasure sequence           |
|--------------------------------------|-------------------------------------------------|
| Erase Failure                        | Status Read after Erase --> Block Replacement   |
| Program Failure                      | Status Read after Program --> Block Replacement |
| Single Bit Failure in Load Operation | Error Correction by ECC mode of the device      |



Referring to the diagram for further illustration, when an error happens in the nth page of block 'A' during program operation, copy the data in the 1st ~ (n-1)th page to the same location of block 'B' via data buffer0.

Then copy the nth page data of block 'A' in the data buffer1 to the nth page of block 'B' or any free block. Do not further erase or program block 'A' but instead complete the operation by creating an 'Invalid Block Table' or other appropriate scheme.

## Block Replacement Operation Sequence



## 4.0 DC CHARACTERISTICS

### 4.1 Absolute Maximum Ratings

| Parameter                          |          | Symbol                          | Rating         | Unit |
|------------------------------------|----------|---------------------------------|----------------|------|
| Voltage on any pin relative to Vss | Vcc      | Vcc                             | -0.5 to + 2.45 | V    |
|                                    | All Pins | V <sub>IN</sub>                 | -0.5 to + 2.45 |      |
| Temperature Under Bias             | Extended | T <sub>bias</sub>               | -30 to +125    | °C   |
| Storage Temperature                |          | T <sub>stg</sub>                | -65 to +150    | °C   |
| Short Circuit Output Current       |          | I <sub>os</sub>                 | 5              | mA   |
| Recommended Operating Temperature  |          | T <sub>A</sub> (Extended Temp.) | -30 to +85     | °C   |

**NOTES:**

- Minimum DC voltage is -0.5V on Input/ Output pins. During transitions, this level should not fall to POR level(typ. 1.5V).  
Maximum DC voltage may overshoot to Vcc+2.0V for periods <20ns.
- Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### 4.2 Operating Conditions

Voltage reference to GND

| Parameter      | Symbol         | 1.8V Device |      |      | Unit |
|----------------|----------------|-------------|------|------|------|
|                |                | Min         | Typ. | Max  |      |
| Supply Voltage | Vcc-core / Vcc | 1.7         | 1.8  | 1.95 | V    |
|                | Vcc- IO / Vccq |             |      |      |      |
|                | Vss            | 0           | 0    | 0    | V    |

**NOTES:**

- Vcc-Core (or Vcc) should reach the operating voltage level prior to or at the same time as Vcc-IO (or Vccq).

### 4.3 DC Characteristics

| Parameter                                  | Symbol | Test Conditions                                      |       | RMS Value   |     |          | Unit |
|--------------------------------------------|--------|------------------------------------------------------|-------|-------------|-----|----------|------|
|                                            |        |                                                      |       | 1.8V Device |     |          |      |
|                                            |        |                                                      |       | Min         | Typ | Max      |      |
| Input Leakage Current                      | ILI    | VIN=VSS to VCC, VCC=VCCmax                           |       | - 1.0       | -   | + 1.0    | μA   |
| Output Leakage Current                     | ILO    | VOUT=VSS to VCC, VCC=VCCmax,<br>CE or OE=VIH(Note 1) |       | - 1.0       | -   | + 1.0    | μA   |
| Active Asynchronous Read Current (Note 2)  | ICC1   | CE=VIL, OE=VIH                                       |       | -           | 8   | 15       | mA   |
| Active Burst Read Current (Note 2)         | ICC2R  | CE=VIL, OE=VIH, WE=VIH                               | 66MHz | -           | 15  | 25       | mA   |
|                                            |        |                                                      | 83MHz | -           | 20  | 30       | mA   |
|                                            |        |                                                      | 1MHz  | -           | 3   | 4        | mA   |
| Active Burst Write Current (Note 2)        | ICC2W  | CE=VIL, OE=VIH, WE=VIL                               | 66MHz | -           | 15  | 25       | mA   |
|                                            |        |                                                      | 83MHz | -           | 20  | 30       | mA   |
|                                            |        |                                                      | 1MHz  | -           | 3   | 4        | mA   |
| Active Asynchronous Write Current (Note 2) | ICC3   | CE=VIL, OE=VIH                                       |       | -           | 8   | 15       | mA   |
| Active Load Current (Note 3)               | ICC4   | CE=VIL, OE=VIH, WE=VIH                               |       | -           | 30  | 40       | mA   |
| Active Program Current (Note 3)            | ICC5   | CE=VIL, OE=VIH, WE=VIH                               |       | -           | 25  | 30       | mA   |
| Active Erase Current (Note 3)              | ICC6   | CE=VIL, OE=VIH, WE=VIH                               |       | -           | 20  | 25       | mA   |
| Multi Block Erase Current (Note 3)         | ICC7   | CE=VIL, OE=VIH, WE=VIH, 64blocks                     |       | -           | 20  | 25       | mA   |
| Standby Current                            | ISB    | CE= RP=VCC ± 0.2V                                    |       | -           | 10  | 50       | μA   |
| Input Low Voltage                          | VIL    | -                                                    |       | -0.5        | -   | 0.4      | V    |
| Input High Voltage (Note 4)                | VIH    | -                                                    |       | VCCq-0.4    | -   | VCCq+0.4 | V    |
| Output Low Voltage                         | VOL    | IOL = 100 μA , VCC=VCCmin ,<br>VCCq=VCCqmin          |       | -           | -   | 0.2      | V    |
| Output High Voltage                        | VOH    | IOH = -100 μA , VCC=VCCmin ,<br>VCCq=VCCqmin         |       | VCCq-0.1    | -   | -        | V    |

Note 1.  $\overline{CE}$  should be V<sub>IH</sub> for RDY. IOBE should be '0' for INT.

Note 2. I<sub>CC</sub> active for Host access


Note 3. I<sub>CC</sub> active for Internal operation. (without host access)

Note 4. V<sub>CCq</sub> is equivalent to V<sub>CC</sub>-IO


## 5.0 AC CHARACTERISTICS

### 5.1 AC Test Conditions

| Parameter                      |              | Value (66MHz)         | Value (83MHz)         |
|--------------------------------|--------------|-----------------------|-----------------------|
| Input Pulse Levels             |              | 0V to V <sub>CC</sub> | 0V to V <sub>CC</sub> |
| Input Rise and Fall Times      | CLK          | 3ns                   | 2ns                   |
|                                | other inputs | 5ns                   | 2ns                   |
| Input and Output Timing Levels |              | V <sub>CC</sub> /2    | V <sub>CC</sub> /2    |
| Output Load                    |              | C <sub>L</sub> = 30pF | C <sub>L</sub> = 30pF |



Input Pulse and Test Point



Output Load

### 5.2 Device Capacitance

CAPACITANCE(T<sub>A</sub> = 25 °C, V<sub>CC</sub> = 1.8V, f = 1.0MHz)

| Item                    | Symbol           | Test Condition       | Single |     | Unit |
|-------------------------|------------------|----------------------|--------|-----|------|
|                         |                  |                      | Min    | Max |      |
| Input Capacitance       | C <sub>IN1</sub> | V <sub>IN</sub> =0V  | -      | 10  | pF   |
| Control Pin Capacitance | C <sub>IN2</sub> | V <sub>IN</sub> =0V  | -      | 10  | pF   |
| Output Capacitance      | C <sub>OUT</sub> | V <sub>OUT</sub> =0V | -      | 10  | pF   |
| INT Capacitance         | C <sub>INT</sub> | V <sub>OUT</sub> =0V | -      | 10  | pF   |

NOTE : Capacitance is periodically sampled and not 100% tested.

### 5.3 Valid Block Characteristics

| Parameter          | Symbol          | Min | Typ. | Max | Unit   |
|--------------------|-----------------|-----|------|-----|--------|
| Valid Block Number | N <sub>VB</sub> | 502 | -    | 512 | Blocks |

## NOTES:

- The device may include invalid blocks when first shipped. Additional invalid blocks may develop while being used. The number of valid blocks is presented with both cases of invalid blocks considered. Invalid blocks are defined as blocks that contain one or more bad bits. Do not erase or program factory-marked bad blocks.
- The 1st block, which is placed on 00h block address, is guaranteed to be a valid block up to 1K program/erase cycles with 1bit/512byte ECC.

## 5.4 AC Characteristics for Synchronous Burst Read

See Timing Diagrams 6.1, 6.2, 6.3, 6.4 and 6.21

| Parameter                                                  | Symbol             | 66MHz  |     | 83MHz |     | Unit |
|------------------------------------------------------------|--------------------|--------|-----|-------|-----|------|
|                                                            |                    | Min    | Max | Min   | Max |      |
| Clock                                                      | CLK                | 1      | 66  | 1     | 83  | MHz  |
| Clock Cycle                                                | tCLK               | 15     | -   | 12    | -   | ns   |
| Initial Access Time                                        | tIAA               | -      | 70  | -     | 70  | ns   |
| Burst Access Time Valid Clock to Output Delay              | tBA                | -      | 11  | -     | 9   | ns   |
| $\overline{\text{AVD}}$ Setup Time to CLK                  | tAVDS              | 5      | -   | 4     | -   | ns   |
| $\overline{\text{AVD}}$ Hold Time from CLK                 | tAVDH              | 2      | -   | 2     | -   | ns   |
| $\overline{\text{AVD}}$ High to $\overline{\text{OE}}$ Low | tAVDO              | 0      | -   | 0     | -   | ns   |
| Address Setup Time to CLK                                  | tACS               | 5      | -   | 4     | -   | ns   |
| Address Hold Time from CLK                                 | tACH               | 6      | -   | 6     | -   | ns   |
| Data Hold Time from Next Clock Cycle                       | tBDH               | 3      | -   | 2     | -   | ns   |
| Output Enable to Data                                      | tOE                | -      | 20  | -     | 20  | ns   |
| $\overline{\text{CE}}$ Disable to Output & RDY High Z      | tCEZ <sup>1)</sup> | -      | 20  | -     | 20  | ns   |
| $\overline{\text{OE}}$ Disable to Output High Z            | tOEZ <sup>1)</sup> | -      | 15  | -     | 15  | ns   |
| $\overline{\text{CE}}$ Setup Time to CLK                   | tCES               | 6      | -   | 4.5   | -   | ns   |
| CLK High or Low Time                                       | tCLKH/L            | tCLK/3 | -   | 5     | -   | ns   |
| CLK <sup>2)</sup> to RDY valid                             | trDYO              | -      | 11  | -     | 9   | ns   |
| CLK to RDY Setup Time                                      | trDYA              | -      | 11  | -     | 9   | ns   |
| RDY Setup Time to CLK                                      | trDYS              | 4      | -   | 3     | -   | ns   |
| $\overline{\text{CE}}$ low to RDY valid                    | tCER               | -      | 15  | -     | 15  | ns   |

Note

1. If  $\overline{\text{OE}}$  is disabled at the same time or before  $\overline{\text{CE}}$  is disabled, the output will go to high-z by tOEZ.  
If  $\overline{\text{CE}}$  is disabled at the same time or before  $\overline{\text{OE}}$  is disabled, the output will go to high-z by tCEZ.  
If  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  are disabled at the same time, the output will go to high-z by tOEZ.
2. It is the following clock of address fetch clock.

## 5.5 AC Characteristics for Asynchronous Read

See Timing Diagrams 6.5, 6.6, 6.19 and 6.20.

| Parameter                                                    | Symbol             | KFM1216Q2B |     | Unit |
|--------------------------------------------------------------|--------------------|------------|-----|------|
|                                                              |                    | Min        | Max |      |
| Access Time from $\overline{CE}$ Low                         | tCE                | -          | 76  | ns   |
| Asynchronous Access Time from $\overline{AVD}$ Low           | tAA                | -          | 76  | ns   |
| Asynchronous Access Time from address valid                  | tACC               | -          | 76  | ns   |
| Read Cycle Time                                              | tRC                | 76         | -   | ns   |
| $\overline{AVD}$ Low Time                                    | tAVDP              | 12         | -   | ns   |
| Address Setup to rising edge of $\overline{AVD}$             | tAAVDS             | 5          | -   | ns   |
| Address Hold from rising edge of $\overline{AVD}$            | tAAVDH             | 6          | -   | ns   |
| Output Enable to Output Valid                                | tOE                | -          | 20  | ns   |
| $\overline{WE}$ disable to $\overline{OE}$ enable            | tOEH               | 0          | -   | ns   |
| $\overline{CE}$ Setup to $\overline{AVD}$ falling edge       | tCA                | 0          | -   | ns   |
| $\overline{CE}$ Disable to Output & RDY High Z <sup>1)</sup> | tCEZ               | -          | 20  | ns   |
| $\overline{OE}$ Disable to Output High Z <sup>1)</sup>       | tOEZ               | -          | 15  | ns   |
| $\overline{AVD}$ High to $\overline{OE}$ Low                 | tAVDO              | 0          | -   | ns   |
| $\overline{CE}$ Low to RDY Valid                             | tCER               | -          | 15  | ns   |
| $\overline{WE}$ Disable to $\overline{AVD}$ Enable           | tWEA               | 15         | -   | ns   |
| Address to $\overline{OE}$ low                               | tASO <sup>2)</sup> | 10         | -   | ns   |

**NOTE:**

1. If  $\overline{OE}$  is disabled at the same time or before  $\overline{CE}$  is disabled, the output will go to high-z by tOEZ.  
If  $\overline{CE}$  is disabled at the same time or before  $\overline{OE}$  is disabled, the output will go to high-z by tCEZ.  
If  $\overline{CE}$  and  $\overline{OE}$  are disabled at the same time, the output will go to high-z by tOEZ.  
These parameters are not 100% tested.
2. This Parameter is valid at toggle bit timing in asynchronous read only. (timing diagram 6.18, 6.19 and 6.19)

## 5.6 AC Characteristics for Warm Reset ( $\overline{RP}$ ), Hot Reset and NAND Flash Core Reset

See Timing Diagrams 6.15, 6.16, 6.17 and 6.17

| Parameter                                                                               | Symbol                        | Min | Max | Unit    |
|-----------------------------------------------------------------------------------------|-------------------------------|-----|-----|---------|
| $\overline{RP}$ & Reset Command Latch to BootRAM Access                                 | tReady1<br>(BootRAM)          | -   | 5   | $\mu$ s |
| $\overline{RP}$ & Reset Command Latch(During Load Routines) to INT High (Note1)         | tReady2<br>(NAND Flash Array) | -   | 10  | $\mu$ s |
| $\overline{RP}$ & Reset Command Latch(During Program Routines) to INT High (Note1)      | tReady2<br>(NAND Flash Array) | -   | 20  | $\mu$ s |
| $\overline{RP}$ & Reset Command Latch(During Erase Routines) to INT High (Note1)        | tReady2<br>(NAND Flash Array) | -   | 500 | $\mu$ s |
| $\overline{RP}$ & Reset Command Latch(NOT During Internal Routines) to INT High (Note1) | tReady2<br>(NAND Flash Array) | -   | 10  | $\mu$ s |
| $\overline{RP}$ Pulse Width (Note2)                                                     | tRP                           | 200 | -   | ns      |

**Note:**

1. These parameters are tested based on INT bit of interrupt register. Because the time on INT pin is related to the pull-up and pull-down resistor value.
2. The device may reset if tRP < tRP min(200ns), but this is not guaranteed.

## 5.7 AC Characteristics for Asynchronous Write

See Timing Diagrams 6.7

| Parameter                                          | Symbol      | Min | Max | Unit |
|----------------------------------------------------|-------------|-----|-----|------|
| $\overline{WE}$ Cycle Time                         | $t_{WC}$    | 70  | -   | ns   |
| $\overline{AVD}$ low pulse width                   | $t_{AVDP}$  | 12  | -   | ns   |
| Address Setup Time                                 | $t_{AAVDS}$ | 5   | -   | ns   |
| Address Hold Time                                  | $t_{AAVDH}$ | 6   | -   | ns   |
| Data Setup Time                                    | $t_{DS}$    | 30  | -   | ns   |
| Data Hold Time                                     | $t_{DH}$    | 0   | -   | ns   |
| $\overline{CE}$ Setup Time                         | $t_{CS}$    | 0   | -   | ns   |
| $\overline{CE}$ Hold Time                          | $t_{CH}$    | 0   | -   | ns   |
| $\overline{WE}$ Pulse Width                        | $t_{WPL}$   | 40  | -   | ns   |
| $\overline{WE}$ Pulse Width High                   | $t_{WPH}$   | 30  | -   | ns   |
| $\overline{WE}$ Disable to $\overline{AVD}$ Enable | $t_{WEA}$   | 15  | -   | ns   |
| $\overline{CE}$ Low to RDY Valid                   | $t_{CER}$   | -   | 15  | ns   |
| $\overline{CE}$ Disable to Output & RDY High Z     | $t_{CEZ}$   | -   | 20  | ns   |

## 5.8 AC Characteristics for Burst Write Operation

See Timing Diagrams 6.8, 6.9 and 6.10

| Parameter                                      | Symbol       | 66MHz       |     | 83MHz |     | Unit |
|------------------------------------------------|--------------|-------------|-----|-------|-----|------|
|                                                |              | Min         | Max | Min   | Max |      |
| Clock                                          | $CLK^{(1)}$  | 1           | 66  | 1     | 83  | MHz  |
| Clock Cycle                                    | $t_{CLK}$    | 15          | -   | 12    | -   | ns   |
| $\overline{AVD}$ Setup to CLK                  | $t_{AVDS}$   | 5           | -   | 4     | -   | ns   |
| $\overline{AVD}$ Hold Time from CLK            | $t_{AVDH}$   | 2           | -   | 2     | -   | ns   |
| Address Setup Time to CLK                      | $t_{ACS}$    | 5           | -   | 4     | -   | ns   |
| Address Hold Time from CLK                     | $t_{ACH}$    | 6           | -   | 6     | -   | ns   |
| Data Setup Time to CLK                         | $t_{WDS}$    | 5           | -   | 4     | -   | ns   |
| Data Hold Time from CLK                        | $t_{WDH}$    | 2           | -   | 2     | -   | ns   |
| $\overline{WE}$ Setup Time to CLK              | $t_{WES}$    | 5           | -   | 4     | -   | ns   |
| $\overline{WE}$ Hold Time from CLK             | $t_{WEH}$    | 6           | -   | 6     | -   | ns   |
| CLK High or Low Time                           | $t_{CLKH/L}$ | $t_{CLK}/3$ | -   | 5     | -   | ns   |
| $\overline{CE}$ high pulse width               | $t_{CEHP}$   | 10          | -   | 10    | -   | ns   |
| CLK to RDY Valid                               | $t_{RDYO}$   | -           | 11  | -     | 9   | ns   |
| CLK to RDY Setup Time                          | $t_{RDYA}$   | -           | 11  | -     | 9   | ns   |
| RDY Setup Time to CLK                          | $t_{RDYS}$   | 4           | -   | 3     | -   | ns   |
| $\overline{CE}$ low to RDY valid               | $t_{CER}$    | -           | 15  | -     | 15  | ns   |
| Clock to $\overline{CE}$ disable               | $t_{CEH}$    | 2           | -   | 2     | -   | ns   |
| $\overline{CE}$ Setup Time to CLK              | $t_{CES}$    | 6           | -   | 4.5   | -   | ns   |
| $\overline{CE}$ Disable to Output & RDY High Z | $t_{CEZ}$    | -           | 20  | -     | 20  | ns   |

NOTE :

1. Target Clock frequency is 83Mhz

## 5.9 AC Characteristics for Load/Program/Erase Performance

See Timing Diagrams 6.11, 6.12, and 6.13

| Parameter                                                                    |             | Symbol            | Min | Typ | Max | Unit   |
|------------------------------------------------------------------------------|-------------|-------------------|-----|-----|-----|--------|
| Spare Load time(Note 1, Note 2, Note 4)                                      |             | tRD1              | -   | 23  | 35  | μs     |
| Sector Load time(Note 1)                                                     |             |                   |     |     |     |        |
| Page Load time(Note 1)                                                       |             | tRD2              | -   | 30  | 45  | μs     |
| Spare Program time(Note 1, Note3, Note 4)                                    |             | tPGM1             | -   | 205 | 720 | μs     |
| Sector Program time(Note 1)                                                  |             |                   |     |     |     |        |
| Page Program time(Note 1)                                                    |             | tPGM2             | -   | 220 | 750 | μs     |
| INT high to $\overline{WE}$ Disable for Block address write(Note5)           |             | t <sub>INTW</sub> | 120 | -   | -   | ns     |
| OTP Access Time(Note 1)                                                      |             | tOTP              | -   | 500 | 700 | ns     |
| Lock/Unlock/Lock-tight/All Block Unlock Time(Note 1)                         |             | tLOCK             | -   | 500 | 700 | ns     |
| Erase Suspend Time(Note 1)                                                   |             | tESP              | -   | 400 | 500 | μs     |
| Erase Resume Time(Note 1)                                                    | 1 Block     | tERS1             | -   | 1.5 | 2   | ms     |
|                                                                              | 2~64 Blocks | tERS2             | -   | 4   | 6   | ms     |
| Number of Partial Program Cycles in the page (Including main and spare area) |             | NOP               | -   | -   | 4   | cycles |
| Block Erase time (Note 1)                                                    | 1 Block     | tBERS1            | -   | 1.5 | 2   | ms     |
|                                                                              | 2~64 Blocks | tBERS2            | -   | 4   | 6   | ms     |
| Multi Block Erase Verify Read time(Note 1)                                   |             | tRD3              | -   | 70  | 100 | μs     |

Note1. These parameters are tested based on INT bit of interrupt register. Because the time on INT pin is related to the pull-up and pull-down resistor value.

Note 2. Spare Load time is little bit less than Sector Load time.

Note 3. Spare Program time is same as Sector program time.

Note 4. 2/3 sector Load/Program time is between Sector Load/Program time and Page Load/Program time.

Note 5. This parameter is for Program/Copy-back/Erase/Multi-block erase/Lock/Unlock/Lock-tight operations. Block address is Flash Block address for the next operations of Program/Erase/Multi-block erase/Lock/Unlock/Lock-tight. The block address register is Start address1 register(F100h) for Program/Copyback/Erase/Multi-block erase. The block address is Start Block Address Register F24C for Lock related command- Lock/Unlock/Lock-tight.

## 5.10 AC Characteristics for INT Auto Mode

See Timing Diagrams 6.226.22

| Parameter                | Symbol          | Min | Max | Unit |
|--------------------------|-----------------|-----|-----|------|
| Command Input to INT Low | t <sub>WB</sub> | -   | 200 | ns   |

## 5.11 AC Characteristics for Synchronous Burst Block Read

See Timing Diagrams 6.3


| Parameter                                    | Symbol            | Typ. | Max | Unit |
|----------------------------------------------|-------------------|------|-----|------|
| INT Low Period During Synch Burst Block Read | t <sub>INTL</sub> | 1    | -   | us   |



## 6.0 TIMING DIAGRAMS


### 6.1 8-Word Linear Burst Read Mode with Wrap Around

See AC Characteristics Table 5.4




### 6.2 Continuous Linear Burst Read Mode with Wrap Around

See AC Characteristics Table 5.4



## 6.3 Synchronous Burst Block Read Operation Timing

See AC Characteristics table 5.4 and 5.7.



**NOTES:** Asynchronous write was used in this timing diagram. Synchronous write is also possible.

1. AA = Address of address register

CA = Address of command register

SBBRCD = Synchronous Burst Block Read Command

FBA = Flash Block Address


FPA = Flash Page Address

BSA = BufferRAM Sector Address

FPC = Number of Flash Page to be read (3pages ~ 64pages)




Case 2 : BL=8 word synchronous burst block read



INT bit : Indicator for DataRAM's Status (Ready=1, Busy=0)  
RDY: Indicator for Latency of Sync Burst Block Read  
Burst Length: 4, 8, 16, 32, 1K Word Synchronous Burst Block Read are available.  
A1-1 ~ A1-N: Address where each burst data initiates, and this may differ for different settings of BSA and BL.  
N can be calculated by 1024w / BL.  
Therefore, for above case, BSA=0200h and BL=8word. So that N=128, A1-1=0200h, A1-2=0208h ... A1-128=05F8h.  
WE must be set high throughout the operation.

## 6.5 Asynchronous Read (VA Transition Before $\overline{\text{AVD}}$ Low)


See AC Characteristics Table 5.5



**NOTE:** VA=Valid Read Address, RD=Read Data.  
See timing diagram 6.19, 6.206.21 for tASO

## 6.6 Asynchronous Read (VA Transition After $\overline{\text{AVD}}$ Low)


See AC Characteristics Table 5.5



**NOTE:** VA=Valid Read Address, RD=Read Data.  
See timing diagram 6.196.20, 6.20 for tASO

## 6.7 Asynchronous Write


See AC Characteristics Table 5.7



**NOTE:** VA=Valid Read Address, WD=Write Data.


## 6.8 8-Word Linear Burst Write Mode

See AC Characteristics Table 5.8




## 6.9 Burst Write Operation followed by Burst Read

See AC Characteristics Table 5.8



## 6.10 Start Initial Burst Write Operation


See AC Characteristics Table 5.8





## 6.11 Load Operation Timing

See AC Characteristics Tables 5.5, 5.7 and 5.9.




### NOTES:

1. AA = Address of address register  
CA = Address of command register  
LCD = Load Command  
LMA = Address of memory to be loaded  
BA = Address of BufferRAM to load the data  
SA = Address of status register
2. "In progress" and "complete" refer to status register
3. Status reads in this figure is asynchronous read, but status read in synchronous mode is also supported.

## 6.12 Program Operation Timing

See AC Characteristics Tables 5.5, 5.7 and 5.9.




### NOTES:

1. AA = Address of address register  
CA = Address of command register  
PCD = Program Command  
PMA = Address of memory to be programmed  
BA = Address of BufferRAM to write the data  
BD = Program Data  
SA = Address of status register  
AA\* = Address of Start Address1 Register(for Flash Block Address)  
PMB = DFS & FBA(Flash Block address) of memory to be programmed next time
2. "In progress" and "complete" refer to status register
3. Status reads in this figure is asynchronous read, but status read in synchronous mode is also supported
4. tINTW should be guaranteed in case of consecutive Program/Erase/Multi-block erase/Lock/Unlock/Lock-tight operations

## 6.13 Block Erase Operation Timing


See AC Characteristics Tables 5.5, 5.7 and 5.9.



### NOTES:

1. AA = Address of address register  
CA = Address of command register  
ECD = Erase Command  
EMA = Address of memory to be erased  
SA = Address of status register  
AA\* = Address of Start Address1 Register(for Flash Block Address)  
PMB = DFS & FBA(Flash Block address) of memory to be programmed next time
2. For "In progress" and "complete" status, refer to status register.
3. Status reads in this figure is asynchronous read, but status read in synchronous mode is also supported.
4. tINTW should be guaranteed in case of consecutive Program/Erase/Multi-block erase/Lock/Unlock/Lock-tight operations

## 6.14 Cold Reset Timing



Note: 1) Bootcode copy operation starts 400us later than POR activation.

The system power should reach Vcc after POR triggering level (typ. 1.5V) within 400us for valid boot code data.

2) 1K bytes Bootcode copy takes 70us (estimated) from sector0 and sector1/page0/block0 of NAND Flash array to BootRAM.


Host can read Bootcode in BootRAM (1K bytes) after Bootcode copy completion.

3) INT register goes 'Low' to 'High' on the condition of 'Bootcode-copy done' and  $\overline{RP}$  rising edge.

If  $\overline{RP}$  goes 'Low' to 'High' before 'Bootcode-copy done', INT register goes to 'Low' to 'High' as soon as 'Bootcode-copy done'.

## 6.15 Warm Reset Timing

See AC Characteristics Tables 5.6.




### NOTES:

1. The status which can accept any register based operation (Load, Program, Erase command, etc).
2. The status where reset is ongoing.
3. The status allows only BootRAM (BL1) read operation for Boot Sequence. (refer to 7.2.2 Boot Sequence)
4. To read BL2 of Boot Sequence, Host should wait INT until becomes ready. and then, Host can issue load command. (refer to 7.2.2 Boot Sequence, 7.1 Methods of Determining Interrupt status)

## 6.16 Hot Reset Timing


See AC Characteristics Tables 5.6.



### NOTE:


1. Internal reset operation means that the device initializes internal registers and makes output signals go to default status and bufferRAM data are kept unchanged after Warm/Hot reset operations.
2. Reset command : Command based reset or Register based reset
3. BP(Boot Partition): BootRAM area [0000h~01FFh, 8000h~800Fh]
4. 00F0h for BP, and 00F3h for F220h

## 6.17 NAND Flash Core Reset Timing




## 6.18 Data Protection Timing During Power Down

The device is designed to offer protection from any involuntary program/erase during power-transitions.  $\overline{RP}$  pin provides hardware protection and must be kept at  $V_{IL}$  before  $V_{CC}$  drops to 1.5V



## 6.19 Toggle Bit Timing in Asynchronous Read (VA Transition Before $\overline{\text{AVD}}$ Low)

See AC Characteristics Table 5.5




**NOTE:**

1. VA=Valid Read Address, RD=Read Data.
2. Before IOBE is set to 1, RDY and INT pin are High-Z state.
3. Refer to chapter 5.5 for tASO description and value.

## 6.20 Toggle Bit Timing in Asynchronous Read (VA Transition After $\overline{\text{AVD}}$ Low)

See AC Characteristics Table 5.5




**NOTE:**

1. VA=Valid Read Address, RD=Read Data.
2. Before IOBE is set to 1, RDY and INT pin are High-Z state.
3. Refer to chapter 5.5 for tASO description and value.



## 6.21 Toggle Bit Timing in Synchronous Read Mode

See AC Characteristics Tables 5.4.




**NOTE :**

1. VA = Valid Address. When the Internal Routine operation is complete, the toggle bits will stop toggling.
2. Before IOBE is set to 1, RDY and INT pin are High-Z state.

## 6.22 INT auto mode

See AC Characteristics Tables 5.10.



Note) INT pin polarity is based on 'IOBE=1 and INT pol=1 (default)' setting

## 7.0 TECHNICAL AND APPLICATION NOTES

From time-to-time supplemental technical information and application notes pertaining to the design and operation of the device in a system are included in this section. Contact your Samsung Representative to determine if additional notes are available.

### 7.1 Methods of Determining Interrupt Status

There are two methods of determining Interrupt Status on the OneNAND. Using the INT pin or monitoring the Interrupt Status Register Bit.

The OneNAND INT pin is an output pin function used to notify the Host when a command has been completed. In 'Cache Read', 'Synchronous Burst Block Read', INT pin notifies that only transferring from DataRAM to page buffer is completed. This provides a hardware method of signaling the completion of a program, erase, or load operation.

In its normal state, the INT pin is high if the INT polarity bit is default. In case of normal INT mode, before a command is written to the command register, the INT bit must be written to '0' so the INT pin transitions to a low state indicating start of the operation. In case of 'INT auto mode', INT bit is written to '0' automatically right after command issued. Upon completion of the command operation by the OneNAND's internal controller, INT returns to a high state.


INT pin is a DQ-type output allowing two INT outputs to be Or-tied together. Refer to section 2.8 for additional information about INT. At previous 512Mb MuxOneNAND, INT pin operates as an open-drain type. But at current 512Mb B-die MuxOneNAND, INT pin operates as a DQ-type which has faster responsiveness than open drain type. Although DQ-type INT pin is connected to pull-up resistor, DQ-type INT pin will not be affected by the resistor.

INT can be implemented by tying INT to a host GPIO or by continuous polling of the Interrupt status register.

|                   |                |
|-------------------|----------------|
|                   | INT Type       |
| General Operation | <b>DQ type</b> |

## 7.1.1 The INT Pin to a Host General Purpose I/O


INT can be tied to a Host GPIO to detect the rising edge of INT, signaling the end of a command operation.



This can be configured to operate either synchronously or asynchronously as shown in the diagrams below.


### Synchronous Mode Using the INT Pin

When operating synchronously, INT is tied directly to a Host GPIO. RDY could be connected as one of following guides.



### Asynchronous Mode Using the INT Pin


When configured to operate in an asynchronous mode,  $\overline{CE}$ ,  $\overline{AVD}$  and  $\overline{OE}$  of the MuxOneNAND are tied to corresponding pins of the Host. CLK is tied to the Host Vss (Ground). RDY is tied to a no-connect.  $\overline{OE}$  of the MuxOneNAND and Host are tied together and INT is tied to a GPIO.



## 7.1.2 Polling the Interrupt Register Status Bit

An alternate method of determining the end of an operation is to continuously monitor the Interrupt Status Register Bit instead of using the INT pin.


When using interrupt register instead of INT pin, INT pin is recommended to float to avoid power consumption at IOBE=0(disable).



This can be configured in either a synchronous mode or an asynchronous mode.


### Synchronous Mode Using Interrupt Status Register Bit Polling

When operating synchronously,  $\overline{CE}$ ,  $\overline{AVD}$ , CLK, RDY,  $\overline{OE}$ , and DQ pins on the host and MuxOneNAND are tied together. RDY could be connected as one of following guides.



### Asynchronous Mode Using Interrupt Status Register Bit Polling

When configured to operate in an asynchronous mode,  $\overline{CE}$ ,  $\overline{AVD}$ ,  $\overline{OE}$  and DQ of the MuxOneNAND are tied to corresponding pins of the Host. CLK is tied to the Host Vss (Ground). RDY is NOT connected.



## 7.2 Boot Sequence

One of the best features MuxOneNAND has is that it can be a booting device itself since it contains an internally built-in boot loader despite the fact that its core architecture is based on NAND Flash. Thus, MuxOneNAND does not make any additional booting device necessary for a system, which imposes extra cost or area overhead on the overall system.

As the system power is turned on, the boot code originally stored in NAND Flash Array is moved to BootRAM automatically and then fetched by CPU through the same interface as SRAM's or NOR Flash's if the size of the boot code is less than 1KB. If its size is larger than 1KB and less than or equal to 3KB, only 1KB of it can be moved to BootRAM automatically and fetched by CPU, and the rest of it can be loaded into one of the DataRAMs whose size is 2KB by Load Command and CPU can take it from the DataRAM after finishing the code-fetching job for BootRAM. If its size is larger than 3KB, the 1KB portion of it can be moved to BootRAM automatically and fetched by CPU, and its remaining part can be moved to DRAM through two DataRAMs using dual buffering and taken by CPU to reduce CPU fetch time.

A typical boot scheme usually used to boot the system with MuxOneNAND is explained at Partition of NAND Flash Array and MuxOneNAND Boot Sequence. In this boot scheme, boot code is comprised of BL1, where BL stands for Boot Loader, BL2, and BL3. Moreover, the size of the boot code is larger than 3KB (the 3rd case above). BL1 is called primary boot loader in other words. Here is the table of detailed explanations about the function of each boot loader in this specific boot scheme.

### 7.2.1 Boot Loaders in MuxOneNAND

#### Boot Loaders in MuxOneNAND


| Boot Loader    | Description                                                                                                |
|----------------|------------------------------------------------------------------------------------------------------------|
| BL1            | Moves BL2 from NAND Flash Array to DRAM through two DataRAMs using dual buffering                          |
| BL2            | Moves OS image (or BL3 optionally) from NAND Flash Array to DRAM through two DataRAMs using dual buffering |
| BL3 (Optional) | Moves or writes the image through USB interface                                                            |

NAND Flash Array of MuxOneNAND is divided into the partitions as described at Partition of NAND Flash Array to show where each component of code is located and how much portion of the overall NAND Flash Array each one occupies. In addition, the boot sequence is listed below and depicted at Boot Sequence.


### 7.2.2 Boot Sequence

Boot Sequence :

1. Power is on  
BL1 is loaded into BootRAM
2. BL1 is executed in BootRAM  
BL2 is loaded into DRAM through two DataRAMs using dual buffering by BL1
3. BL2 is executed in DRAM  
OS image is loaded into DRAM through two DataRAMs using dual buffering by BL2
4. OS is running



Partition of NAND Flash array



**NOTE:**

Step 2 and Step 3 can be copied into DRAM through two DataRAMs using dual buffering

**MuxOneNAND Boot Sequence**

Technical drawing of a circular hole in a plate, showing three views: TOP VIEW, BOTTOM VIEW, and a side view.

**TOP VIEW:** Shows a square plate with dimensions  $9.50 \pm 0.10$  (width) and  $12.00 \pm 0.10$  (height). A circular hole is located at the top-left corner, labeled #A1.

**BOTTOM VIEW:** Shows the underside of the plate. The hole is located at the bottom-right corner. Dimensions include  $9.50 \pm 0.10$  (width),  $12.00 \pm 0.10$  (height), and a hole diameter of  $0.45 \pm 0.05$ . A feature control symbol indicates a surface texture of  $0.10 \text{ MAX}$ . Datum A is defined as the hole's axis, and Datum B is the hole's center.

**Side View:** Shows the profile of the plate. The hole is located at the top-left corner. Dimensions include  $9.50 \pm 0.10$  (width),  $12.00 \pm 0.10$  (height), and a hole diameter of  $0.45 \pm 0.05$ . A feature control symbol indicates a surface texture of  $0.10 \text{ MAX}$ . Datum A is defined as the hole's axis, and Datum B is the hole's center.

**Feature Control Symbols:**

- Surface texture:  $0.10 \text{ MAX}$
- Feature control symbol for hole:  $63-\varnothing 0.45 \pm 0.05$
- Feature control symbol for hole:  $\varnothing 0.20 \text{ M} | A | B$

### 512M product (KFM1216Q2B)