

8M (512K x 16-bit) and (1M x 8-bit) Mask ROM

DESCRIPTION

The Hitachi HN62438 Series is an 8-Megabit CMOS Mask Programmable Read Only Memory organized either as 524,288 x 16-bit or as 1,048,576 x 8-bit.

The high density and high speed access provide enough capacity and high performance to be used in a system using a high speed 16-bit or 32-bit microcomputer. In addition the low power consumption of this device makes it ideal for battery powered, portable systems.


Hitachi's HN62438 is offered with JEDEC-Standard pinouts in 42-pin Plastic DIP, 44-lead Plastic SOP, 44-lead Plastic TSOP and 44-lead Plastic QFP packages. The HN62438 is also packaged in a 48-lead Plastic SOP.

FEATURES


- Single Power Supply
 $V_{CC} = 5 V \pm 10\%$
- Fast Access Times:
 100 ns/120 ns (max)
- Low Power Consumption:
 Active Current: 250 mW (typ)
 Standby Current: 5 μ W (typ)
- User Selectable Organization:
 512K x 16-bit (Word-Wide)
 1M x 8-bit (Byte-Wide)
 Switchable with BHE pin
- TTL-Compatible Inputs and Outputs
- Three-State Data Outputs
- Pin Arrangements:
 JEDEC Standard Word-Wide/Byte-Wide Pinout
- Packages:
 42-pin Plastic DIP
 44-lead Plastic SOP
 44-lead Plastic TSOP (Type II)
 48-lead Plastic SOP
 44-pin Plastic QFP

ORDERING INFORMATION


Type No	Access Time	Package
HN62438P	100 ns	42-pin Plastic DIP
	120 ns	(DP-42)
HN62438FB	100 ns	44-lead Plastic SOP
	120 ns	(FP-44D)
HN62438TT	100 ns	44-lead Plastic TSOP
	120 ns	(TTP-44D)
HN62438F	100 ns	48-lead Plastic SOP
	120 ns	(FP-48DA)
HN62438FP	100 ns	44-pin Plastic QFP
	120 ns	(FP-44A)



(DP-42)



(FP-44D)



(FP-48DA)



(TTP-44D)




(FP-44A)

3

■ PIN DESCRIPTION

Pin Name	Function
A ₀ - A ₁₈	Address
A ₁	Address (Word-Wide)
D ₀ - D ₁₅	Output
\overline{CE}	Chip Enable
\overline{OE}	Output Enable
BHE	Byte Enable
V _{CC}	Power Supply
V _{SS}	Ground
NC	No Connection


■ BLOCK DIAGRAM




(BD.HN62418)

- Notes: 1. * : A₁ is the Least Significant Address bit in Byte-Wide Mode.
 2. BHE=V_{IH} : 16-bit (D₁₅ - D₀)
 BHE=V_{IL} : 8-bit (D₇ - D₀)
 When BHE is low, D₁₄ - D₈ are in high impedance states.

■ PIN ARRANGEMENT



■ PIN ARRANGEMENT, contd.



■ DC ELECTRICAL CHARACTERISTICS FOR READ OPERATION

($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 0$ to $70^\circ C$)

Item	Symbol	Min.	Max.	Unit	Test Condition
Input Leakage Current	I_{LI}	-	10	μA	$V_{IN} = 0$ to V_{CC}
Output Leakage Current	I_{LO}	-	10	μA	$\overline{CE} = 2.2V$, $V_{OUT} = 0$ to V_{CC}
Operating V_{CC} Current	I_{CC}	-	80	mA	$V_{CC} = 5.5V$, $I_{DOUT} = 0$ mA, $t_{RC} = \text{Min.}$
Standby V_{CC} Current	I_{SBI}	-	30	μA	$V_{CC} = 5.5V$, $\overline{CE} \geq V_{CC} - 0.2V = \text{Min.}$
Input Voltage	V_{IH}	2.4	$V_{CC} + 0.3$	V	
	V_{IL}	-0.3	0.45	V	
Output Voltage	V_{OH}	2.4	-	V	$I_{OH} = -205 \mu A$
	V_{OL}	-	0.4	V	$I_{OL} = 1.6$ mA

■ **AC ELECTRICAL CHARACTERISTICS FOR READ OPERATION**

($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 0$ to $70^\circ C$)

Test Conditions

- Input pulse levels: 0.8 V / 2.4 V
- Input rise and fall times: ≤ 10 ns
- Output load: 1 TTL Gate + $CL = 100$ pF (Including jig capacitance)
- Input/Output Timing Reference level: 1.5 V

Item	Symbol	HN62438-10		HN62438-12		Unit
		Min.	Max.	Min.	Max.	
Read Cycle Time	t_{RC}	100	-	120	-	ns
Address Access Time	t_{AA}	-	100	-	120	ns
\overline{CE} Access Time	t_{ACE}	-	100	-	120	ns
\overline{OE} Access Time	t_{OE}	-	55	-	60	ns
BHE Access Time	t_{BHE}	-	100	-	120	ns
Output Hold Time from Address Change	t_{DHA}	0	-	0	-	ns
Output Hold Time from \overline{CE}	t_{DHC}	0	-	0	-	ns
Output Hold Time from \overline{OE}	t_{DHO}	0	-	0	-	ns
Output Hold Time from BHE	t_{DHB}	0	-	0	-	ns
\overline{CE} to Output in High Z	t_{CHZ}^1	-	40	-	40	ns
\overline{OE} to Output in High Z	t_{OHZ}^1	-	40	-	40	ns
BHE to Output in High Z	t_{BHZ}^1	-	40	-	40	ns
\overline{CE} to Output in Low Z	t_{CLZ}	5	-	5	-	ns
\overline{OE} to Output in Low Z	t_{OLZ}	5	-	5	-	ns
BHE to Output in Low Z	t_{BLZ}	5	-	5	-	ns

Note: 1. t_{CHZ} , t_{OHZ} , and t_{BHZ} define the time at which the output becomes an open circuit and are not referenced to output voltage levels.

3

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage ¹	V_{CC}	-0.3 to +7.0	V
All Input and Output Voltage ¹	V_T	-0.3 to $V_{CC} + 0.3$	V
Operating Temperature Range	T_{OPR}	0 to +70	°C
Storage Temperature Range	T_{STG}	-55 to +125	°C
Temperature Under Bias	T_{BIAS}	-20 to +85	°C

Notes: 1. With respect to V_{SS} .

■ CAPACITANCE


($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $T_a = 25^\circ C$, $V_{IN} = 0V$, $f = 1MHz$)

Item	Symbol	Min.	Max.	Unit
Input Capacitance ¹	C_{IN}	-	15	pF
Output Capacitance ¹	C_{OUT}	-	15	pF

Notes: 1. This parameter is sampled and not 100% tested.

■ READ TIMING WAVEFORM


Word Mode ($BHE = V_{IH}$) or Byte Mode ($BHE = V_{IL}$)



(TD.R.HN62438N)

- Note:
1. t_{DHA} , t_{DHC} , t_{DHO} are determined by the faster time.
 2. t_{AA} , t_{ACE} , t_{OE} are determined by the slower time.
 3. t_{CLZ} , t_{OLZ} are determined by the slower time.

■ READ TIMING WAVEFORM
Word Mode/Byte Mode Switch



(TD.R1.HN62438N)

- Note:
1. \overline{CE} and \overline{OE} are of select status. A_{16} to A_0 are fixed.
 2. D_{15}/A_{-1} terminal is of output state when $BHE = V_{IH}$, \overline{CE} and \overline{OE} are of selected state. At this time, an input signal that is of the inverse phase to the output should not be impressed.