

MH1M08B1J-7, -8, -10 / MH1M08B1JA-7, -8, -10

NIBBLE MODE 1048576-WORD BY 8-BIT DYNAMIC RAM

DESCRIPTION

The MH1M08B1J, JA is 1048576 word x 8 bit dynamic RAM and consists of eight industry standard 1M x 1 dynamic RAMs in SOJ.

The mounting of SOJ on a single in-line package provides any application where high densities and large quantities of memory are required.


FEATURES

- Performance ranges

Type name	Access time (max) (ns)	Cycle time (min) (ns)	Power dissipation (typ) (mW)
MH1M08B1J-7 MH1M08B1JA-7	70	140	1840
MH1M08B1J-8 MH1M08B1JA-8	80	160	1600
MH1M08B1J-10 MH1M08B1JA-10	100	190	1400

- Utilizes industry standard 1M RAMs in SOJ
- 30 pins Single In-line Package
- Single +5V ($\pm 10\%$) supply operation
- Low standby power dissipation 22mW (max) CMOS input level
- Low operation power dissipation:
MH1M08B1J-7, MH1M08B1JA-7 . . . 3.52W (max)
MH1M08B1J-8, MH1M08B1JA-8 . . . 3.08W (max)
MH1M08B1J-10, MH1M08B1JA-10 . . . 2.64W (max)
- All inputs are directly TTL compatible
- All outputs are three-state and directly TTL compatible
- Includes (0.22 μ F x 8) decoupling capacitors
- 512 refresh cycles every 8ms, A₉ Pin is not need for refresh
- Common CAS control for eight common Data-In and Data-Out lines.
- The common I/O feature dictates the use of only early write operation to prevent contention on Data-In and Data-Out.

PIN CONFIGURATION (TOP VIEW)




Outline 30N5A (MH1M08B1JA)

Outline 30N9A (MH1M08B1J)

NC NO CONNECTION

BLOCK DIAGRAM



APPLICATION

Main memory unit for computers, Refresh memory.

MH1M08B1J-7,-8,-10/MH1M08B1JA-7,-8,-10**NIBBLE MODE 1048576-WORD BY 8-BIT DYNAMIC RAM****FUNCTION**

The MH1M08B1J, JA provide, in addition to normal read, and early write operations, a number of other functions, e.g., Nibble mode, RAS-only refresh and CAS before RAS refresh. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs					Input/Output		Refresh	Remark
	RAS	CAS	W	Row address	Column address	Input	Output		
Read	ACT	ACT	NAC	APD	APD	OPN	VLD	YES	Nibble mode identical
Early write	ACT	ACT	ACT	APD	APD	VLD	OPN	YES	
RAS only refresh	ACT	NAC	DNC	APD	DNC	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	DNC	DNC	OPN	VLD	YES	
CAS before RAS refresh	ACT	ACT	DNC	DNC	DNC	DNC	OPN	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note : ACT: active, NAC: nonactive, DNC: don't care, VLD: valid, APD: applied, OPN: open

Table 2 Nibble Mode Addressing Sequence Example

Sequence	Nibble bit	Column address										Row address									
		A ₀	A ₁	A ₂	A ₃	A ₄	A ₅	A ₆	A ₇	A ₈	A ₉	A ₀	A ₁	A ₂	A ₃	A ₄	A ₅	A ₆	A ₇	A ₈	A ₉
RAS/CAS	1	0	1	0	1	0	1	0	1	0	0	0	1	0	1	0	1	0	1	0	0
toggle CAS	2	0	1	0	1	0	1	0	1	0	0	0	1	0	1	0	1	0	1	0	1
toggle CAS	3	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	0
toggle CAS	4	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
toggle CAS	1	0	1	0	1	0	1	0	1	0	0	0	1	0	1	0	1	0	1	0	0

External address
Internal generate address

MH1M08B1J-7,-8,-10/MH1M08B1JA-7,-8,-10**NIBBLE MODE 1048576-WORD BY 8-BIT DYNAMIC RAM****ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	conditions	Ratings	Unit
V_{CC}	Supply voltage	With respect to V_{SS}	-1~7	V
V_I	Input voltage		-1~7	V
V_O	Output voltage		-1~7	V
I_O	Output current		50	mA
P_d	Power dissipation	$T_a = 25^\circ\text{C}$	8	W
T_{opr}	Operating temperature		0~70	°C
T_{stg}	Storage temperature		-40~125	°C

RECOMMENDED OPERATING CONDITIONS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V_{CC}	Supply voltage	4.5	5	5.5	V
V_{SS}	Supply voltage	0	0	0	V
V_{IH}	High-level input voltage, all inputs	2.4		6.5	V
V_{IL}	Low-level input voltage all inputs	-1.0		0.8	V

Note 1: All voltage values are with respect to V_{SS} .**ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted) (Note 2)**

Symbol	Parameter	Test conditions			Limits	Unit
		Min	Typ	Max		
V_{OH}	High-level output voltage	$I_{OH} = -5\text{mA}$	2.4		V_{CC}	V
V_{OL}	Low-level output voltage	$I_{OL} = 4.2\text{mA}$	0		0.4	V
I_{OZ}	Off-state output current	$0V \leq V_{OUT} \leq 5.5V$	-20		20	μA
I_I	Input current	$0V \leq V_{IH} \leq 6.5V$, Other input pins=0V	-80		80	μA
$I_{CC1(AV)}$	Average supply current from V_{CC} operating (Note 3, 4)	$MH1M08B1-7$			640	mA
		$MH1M08B1-8$			560	
		$MH1M08B1-10$			480	
I_{CC2}	Supply current from V_{CC} , standby	$\overline{RAS} = \overline{CAS} = V_{IH}$, output open			16	mA
		$\overline{RAS} = \overline{CAS} \geq V_{CC} - 0.5$, output open			4	
$I_{CC3(AV)}$	Average supply current from V_{CC} refreshing (Note 3)	$MH1M08B1-7$			640	mA
		$MH1M08B1-8$			560	
		$MH1M08B1-10$			480	
$I_{CC5(AV)}$	Average supply current from V_{CC} Nibble mode (Note 3, 4)	$MH1M08B1-7$			280	mA
		$MH1M08B1-8$			280	
		$MH1M08B1-10$			240	
$I_{CC6(AV)}$	Average supply current from V_{CC} CAS before RAS refresh mode (Note 3)	$MH1M08B1-7$			640	mA
		$MH1M08B1-8$			560	
		$MH1M08B1-10$			480	

Note 2: Current flowing into an IC is positive, out is negative.

3: $I_{CC1(AV)}$, $I_{CC3(AV)}$, $I_{CC5(AV)}$ and $I_{CC6(AV)}$ are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.4: $I_{CC1(AV)}$ and $I_{CC5(AV)}$ are dependent on output loading. Specified values are obtained with the output open.**CAPACITANCE ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted)**

Symbol	Parameter	Test conditions			Limits	Unit
		Min	Typ	Max		
$C_I(A)$	Input capacitance, address inputs	$V_I = V_{SS}$ $f = 1\text{MHz}$ $V_I = 25\text{mVrms}$			55	pF
$C_D(D)$	Data input/data output capacitance				17	pF
$C_I(W)$	Input capacitance, write control input				70	pF
$C_I(RAS)$	Input capacitance, RAS input				70	pF
$C_I(CAS)$	Input capacitance, CAS input				70	pF

MH1M08B1J-7,-8,-10/MH1M08B1JA-7,-8,-10**NIBBLE MODE 1048576-WORD BY 8-BIT DYNAMIC RAM****SWITCHING CHARACTERISTICS** ($T_a = 0 \sim 70^\circ C$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted) (Note 5)

Symbol	Parameter	Limits						Unit	
		MH1M08B1-7		MH1M08B1-8		MH1M08B1-10			
		Min	Max	Min	Max	Min	Max		
t_{CAC}	Access time from \bar{CAS} (Note 6, 7)		20		20		25	ns	
t_{RAC}	Access time from \bar{RAS} (Note 6, 8)		70		80		100	ns	
t_{NAC}	Access time from \bar{CAS} (Nibble mode) (Note 6, 9)		20		20		25	ns	
t_{CAA}	Column address access time (Note 6, 10)		35		40		50	ns	
t_{CLZ}	Output low impedance time from \bar{CAS} low (Note 6)	5		5		5		ns	
t_{OFF}	Output disable time after \bar{CAS} high (Note 11)	0	20	0	20	0	25	ns	

Note 5: An initial pause of 500μs is required after power-up followed by any 8 RAS or RAS/CAS cycles before proper device operation is achieved.

Note that RAS may be cycled during the initial pause. And any 8 RAS or RAS/CAS cycles are required after prolonged periods of RAS inactivity before proper device operation is achieved.

6: Measured with a load circuit equivalent to 2TTL loads and 100pF.

7: Assume that $t_{RCD} \geq t_{RCD(max)}$ and $t_{RAD(max)} \geq t_{RAD}$.

8: Assume that $t_{RCD} \leq t_{RCD(max)}$ and $t_{RAD} \leq t_{RAD(max)}$.

9: Assume that \bar{CAS} access time at the 2nd, 3rd and 4th CAS cycles on nibble mode.

10: Assume that $t_{RCD} - t_{RAD} \leq t_{CAA(max)} - t_{CAC(max)}$ and $t_{RCD} \geq t_{RCD(max)}$.

11: $t_{OFF(max)}$ defines the time at which the output achieves the high impedance state ($I_{OUT} \leq \pm 10\mu A$) and is not reference to $V_{OH(min)}$ or $V_{OL(max)}$.

TIMING REQUIREMENTS (For Read, Write, Nibble Mode Cycles)

($T_a = 0 \sim 70^\circ C$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted, see notes 12, 13)

Symbol	Parameter	Limits						Unit	
		MH1M08B1-7		MH1M08B1-8		MH1M08B1-10			
		Min	Max	Min	Max	Min	Max		
t_{REF}	Refresh cycle time		8		8		8	ms	
t_{RP}	RAS high pulse width		60		70		80	ns	
t_{RCD}	Delay time, RAS low to \bar{CAS} low (Note 14)	20	50	25	60	25	75	ns	
t_{CRP}	Delay time, \bar{CAS} high to RAS low (Note 15)	10		10		10		ns	
t_{CPN}	\bar{CAS} high pulse width (Note 16)	30		35		35		ns	
t_{RAD}	Column address delay time from RAS low (Note 17)	15	35	20	40	20	50	ns	
t_{ASR}	Row address setup time before RAS low	0		0		0		ns	
t_{ASC}	Column address setup time before \bar{CAS} low (Note 18)	0	10	0	15	0	20	ns	
t_{RAH}	Row address hold time after RAS low	10		15		15		ns	
t_{CAH}	Column address hold time after \bar{CAS} low	15		20		20		ns	
t_T	Transition time (Note 19)	3	50	3	50	3	50	ns	

Note 12: The timing requirements are assumed $t_T = 5$ ns.

13: $V_{IH(min)}$ and $V_{IL(max)}$ are reference levels for measuring timing of input signals.

14: $t_{RCD(max)}$ is specified as a reference point only. If t_{RCD} is less than $t_{RCD(max)}$, access time is t_{RAC} . If t_{RCD} is greater than $t_{RCD(max)}$, access time is defined as t_{CAC} and t_{CAA} as shown in notes 7, 10.

15: t_{CRP} requirement is applicable for All RAS/CAS cycles.

16: $t_{CPN(min)}$ is specified as $t_{CPN(min)} = t_{RCD(min)} + t_{CRP(min)}$, except for t_{NOE} of Nibble mode cycle.

17: $t_{RAD(max)}$ is specified as a reference point only. If $t_{RAD} \geq t_{RAD(max)}$, access time is assumed by t_{CAA} for read cycle.

18: $t_{ASC(max)}$ is specified as a reference point only of address access time.

19: t_T is measured between $V_{IH(min)}$ and $V_{IL(max)}$.

Read and Refresh Cycles

Symbol	Parameter	Limits						Unit	
		MH1M08B1-7		MH1M08B1-8		MH1M08B1-10			
		Min	Max	Min	Max	Min	Max		
t_{RC}	Read cycle time	140		160		190		ns	
t_{RAS}	RAS low pulse width	70	10000	80	10000	100	10000	ns	
t_{CAS}	\bar{CAS} low pulse width	20	10000	20	10000	25	10000	ns	
t_{CSH}	\bar{CAS} hold time after RAS low	70		80		100		ns	
t_{RSH}	RAS hold time after \bar{CAS} low	20		20		25		ns	
t_{RCS}	Read setup time before \bar{CAS} low	0		0		0		ns	
t_{RCH}	Read hold time after \bar{CAS} high (Note 20)	0		0		0		ns	
t_{RRH}	Read hold time after RAS high (Note 20)	10		10		10		ns	
t_{RAL}	Column address to RAS setup time	35		40		50		ns	
t_{RPC}	Precharge to \bar{CAS} active time	0		0		0		ns	

Note 20: Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.

MH1M08B1J-7,-8,-10/MH1M08B1JA-7,-8,-10**NIBBLE MODE 1048576-WORD BY 8-BIT DYNAMIC RAM****Write Cycle**

Symbol	Parameter	Limits						Unit	
		MH1M08B1-7		MH1M08B1-8		MH1M08B1-10			
		Min	Max	Min	Max	Min	Max		
t _{WC}	Write cycle time	140		160		190		ns	
t _{RAS}	RAS low pulse width	70	10000	80	10000	100	10000	ns	
t _{CAS}	CAS low pulse width	20	10000	20	10000	25	10000	ns	
t _{CSH}	CAS hold time after RAS low	70		80		100		ns	
t _{RSH}	RAS hold time after CAS low	20		20		25		ns	
t _{WCS}	Write setup time before CAS low (Note 21)	0		0		0		ns	
t _{WCH}	Write hold time after CAS low	15		15		20		ns	
t _{WP}	Write pulse width	15		15		20		ns	
t _{DS}	Data setup time	0		0		0		ns	
t _{DH}	Data hold time after CAS low	15		15		20		ns	

Note 21: When t_{WCS} < t_{WCS(min)}, Data input will contend with the data output because of the common I/O feature.

CAS before RAS Refresh Cycle (Note 22)

Symbol	Parameter	Limits						Unit	
		MH1M08B1-7		MH1M08B1-8		MH1M08B1-10			
		Min	Max	Min	Max	Min	Max		
t _{CSR}	CAS setup time for CAS before RAS refresh	10		10		10		ns	
t _{CHR}	CAS hold time for CAS before RAS refresh	15		15		20		ns	
t _{RPC}	Precharge to CAS active time	0		0		0		ns	

Note 22: Eight or more CAS before RAS cycles are necessary for proper operation of CAS before RAS refresh mode.

Nibble Mode Cycle (Read, Write Cycle)


Symbol	Parameter	Limits						Unit	
		MH1M08B1-7		MH1M08B1-8		MH1M08B1-10			
		Min	Max	Min	Max	Min	Max		
t _{NC}	Nibble mode cycle time	40		40		45		ns	
t _{NCAS}	Nibble mode CAS low pulse width	20	10000	20	10000	25	10000	ns	
t _{NCP}	Nibble mode CAS precharge time	10		10		10		ns	
t _{NRSH}	Nibble mode RAS hold time	20		20		25		ns	
t _{NWCS}	Nibble mode Write setup time before CAS	0		0		0		ns	
t _{NWCH}	Nibble mode Write hold time after CAS	15		15		20		ns	

MH1M08B1J-7,-8,-10/MH1M08B1JA-7,-8,-10


NIBBLE MODE 1048576-WORD BY 8-BIT DYNAMIC RAM



Timing Diagrams (Note 23)

Read Cycle





Note 23 Indicates the don't care input.


MH1M08B1J-7,-8,-10/MH1M08B1JA-7,-8,-10**NIBBLE MODE 1048576-WORD BY 8-BIT DYNAMIC RAM****Early Write Cycle**


MH1M08B1J-7,-8,-10/MH1M08B1JA-7,-8,-10**NIBBLE MODE 1048576-WORD BY 8-BIT DYNAMIC RAM****RAS only Refresh Cycle (Note 24)**

Note 24: \overline{W} = don't care, A₉ may be V_{IH} or V_{IL}.

CAS before RAS Refresh Cycle (Note 25)

Note 25: \overline{W} = don't care

MH1M08B1J-7,-8,-10/MH1M08B1JA-7,-8,-10**NIBBLE MODE 1048576-WORD BY 8-BIT DYNAMIC RAM****Hidden Refresh Cycle**

MH1M08B1J-7,-8,-10/MH1M08B1JA-7,-8,-10**NIBBLE MODE 1048576-WORD BY 8-BIT DYNAMIC RAM****Nibble Mode Read Cycle**

NIBBLE MODE 1048576-WORD BY 8-BIT DYNAMIC RAM**Nibble Mode Write Cycle (Early Write)**