

National Semiconductor is now part of
Texas Instruments.

Search <http://www.ti.com/> for the latest technical
information and details on our current products and services.

MM5452, MM5453 Liquid Crystal Display Drivers

General Description

The MM5452 is a monolithic integrated circuit utilizing CMOS metal gate, low threshold enhancement mode devices. It is available in a 40-pin molded package. The chip can drive up to 32 segments of LCD and can be paralleled to increase this number. The chip is capable of driving a 4 1/2-digit 7-segment display with minimal interface between the display and the data source.

The MM5452 stores the display data in latches after it is clocked in, and holds the data until new display data is received.

- DATA ENABLE (MM5452)
- Wide power supply operation
- TTL compatibility
- 32 or 33 outputs
- Alphanumeric and bar graph capability
- Cascaded operation capability

Applications

- COPS™ or microprocessor displays
- Industrial control indicator
- Digital clock, thermometer, counter, voltmeter
- Instrumentation readouts
- Remote displays

Features

- Serial data input
- No load signal required

Block and Connection Diagrams





FIGURE 1

TL/F-6137.1


Dual-In-Line Package



TOP VIEW
FIGURE 2a

TL/F-6137.2

Dual-In-Line Package



TOP VIEW
FIGURE 2b

TL/F-6137.3

Order Number **MM5452D, MM5453D,**
MM5452N or MM5453N
See NS Package D40C or N40A

Absolute Maximum Ratings

Voltage at Any Pin	V_{SS} to $V_{SS} + 10V$	Power Dissipation	300 mW at + 70°C
Operating Temperature	0°C to + 70°C	Junction Temperature	350 mW at + 25°C
Storage Temperature	- 65°C to + 150°C	Lead Temperature (Soldering, 10 seconds)	+ 150°C
			300°C

Electrical Characteristics

T_A within operating range, $V_{DD} = 3.0V$ to $10V$, $V_{SS} = 0V$, unless otherwise specified.

Parameter	Conditions	Min	Typ	Max	Units
Power Supply		3		10	V
Power Supply Current	Excluding Outputs			40	μA
	OSC = V_{SS} , BP IN @ 32 Hz $V_{DD} = 5V$, Open Outputs, No Clock			10	μA
Clock Frequency				500	kHz
Input Voltages					
Logical '0' Level	$V_{DD} < 4.75$	- 0.3		$0.1 V_{DD}$	V
	$V_{DD} \geq 4.75$	- 0.3		0.8	V
Logical '1' Level	$V_{DD} > 5.25$	$0.8 V_{DD}$		V_{DD}	V
	$V_{DD} \leq 5.25$	2.0		V_{DD}	V
Output Current Levels					
Segments					
Sink	$V_{DD} = 3V$, $V_{OUT} = 0.3V$			- 20	μA
Source	$V_{DD} = 3V$, $V_{OUT} = V_{DD} - 0.3V$	20			μA
Backplane					
Sink	$V_{DD} = 3V$, $V_{OUT} = 0.3V$			- 320	μA
Source	$V_{DD} = 3V$, $V_{OUT} = V_{DD} - 0.3V$	320			μA
Output Offset Voltage	Segment Load 250 pF Backplane Load 8750 pF (Note 1)			± 50	mV
Clock Input Frequency, f_C	(Notes 2 and 3)			500	kHz
High Time, t_H		950			ns
Low Time, t_L		950			ns
Data Input					
Set-Up Time, t_{DS}		300			ns
Hold Time, t_{DH}		300			ns
Data Enable Input					
Set-Up Time, t_{DES}		100			ns

Note 1: This parameter is guaranteed (not 100% production tested) over operating temperature and supply voltage ranges. Not to be used in Q.A. testing.

Note 2: AC input waveform for test purpose: $t_r \leq 20$ ns, $t_f \leq 20$ ns, $f = 500$ kHz, 50% \pm 10% duty cycle.

Note 3: Clock input rise and fall times must not exceed 300 ns.

Functional Description

The MM5452 is specifically designed to operate 4 1/2-digit 7-segment displays with minimal interface with the display and the data source. Serial data transfer from the data source to the display driver is accomplished with 2 signals, serial data and clock. Since the MM5452 does not contain a character generator, the formatting of the segment information must be done prior to inputting the data to the MM5452. Using a format of a leading "1" followed by the 32 data bits allows data transfer without an additional load signal. The 32 data bits are latched after the 36th clock is complete, thus providing non-multiplexed, direct drive to the display. Outputs change only if the serial data bits differ from the previous time.

A block diagram is shown in Figure 1. For the MM5452 a DATA ENABLE is used instead of the 33rd output. If the DATA ENABLE signal is not required, the 33rd output can be brought out. This is the MM5453 device.

Figure 4 shows the input data format. A start bit of logical "1" precedes the 32 bits of data. At the 36th clock a LOAD signal is generated synchronously with the high state of the clock, which loads the 32 bits of the shift registers into the latches. At the low state of the clock a RESET signal is generated which clears all the shift registers for the next set of data. The shift registers are static master-slave configuration. There is no clear for the master portion of the first shift register, thus allowing continuous operation.

If the clock is not continuous, there must be a complete set of 36 clocks otherwise the shift registers will not clear.

Figure 2a shows the pin-out of the MM5452. Bit 1 is the first bit following the start bit and it will appear on pin 18.

Figure 3 shows the timing relationships between data, clock and DATA ENABLE.




FIGURE 3




FIGURE 4. Input Data Format




7

Functional Description (Continued)

Figure 5 shows a typical application. Note how the input data maps to the output pins and the display. The MM5452 and MM5453 do not have format restrictions, as all outputs

are controllable. This application assumes a specific display pinout. Different display/driver connection patterns will, of course, yield a different input data format.

Segment Identification



Consult LCD manufacturer's data sheet for specific pinouts

FIGURE 5. Typical 4 1/2-Digit Display Application

TL/F6137-6


Functional Description (Continued)

Figure 8 shows a four wire remote display that takes advantage of the device's serial input to move many bits of display information on a few wires.

Using an External Clock

The MM5452, MM5453 LCD Drivers can be used with an externally supplied clock, provided it has a duty cycle of 50%.

Deviations from a 50% duty cycle result in an offset voltage on the LCD. In Figure 7, a flip flop is used to assure a 50% duty cycle. The oscillator input is grounded to prevent oscillation and reduce current consumption in the chips. The oscillator is not used.



* The minimum recommended value for R for the oscillator input is 9 kΩ. An RC time constant of approximately 4.91×10^{-4} should produce a backplane frequency between 30 Hz and 150 Hz.

FIGURE 6. Parallel Backplane Outputs




FIGURE 7. External Backplane Clock

7

Functional Description (Continued)

Using an external clock allows synchronizing the display drive with AC power, internal clocks, or DVM integration time to reduce interference from the display.

Figure 9 is a general block diagram that shows how the device's serial input can be used to advantage in an analog display. The analog voltage input is compared with a staircase voltage generated by a counter and a digital-to-analog converter or resistor array. The result of this comparison is clocked into the MM5452, MM5453.

The next clock pulse increments the staircase and clocks the new data in.

With a buffer amplifier, the same staircase waveform can be used for many displays. The digital-to-analog converter need not be linear; logarithmic or other non-linear functions can be displayed by using weighted resistors or special DACs. This system can be used for status indicators, spectrum analyzers, audio level and power meters, tuning indicators, and other applications.





FIGURE 8. Four Wire Remote Display



Data is high until staircase > input

FIGURE 9. Analog Display