TMC3211



Integer Divider

32-Bit, 20 MOPS

The TMC3211 is a fast monolithic two's complement integer divider which can divide a 32-bit dividend by a 16-bit divisor to produce a 32-bit quotient, with a maximum pipelined throughput of 20 MOPS (Million Operations Per Second). Data is input on separate busses, and quotients are available on a 32-bit output bus with synchronous three-state enable. All data inputs and outputs are registered and TTL compatible. All input and output signal timing is referenced to the rising edge of Clock.

The TMC3211 has a single system clock and separate load enable controls for the dividend and divisor registers. This allows the device to be used in applications requiring division by a constant. Underflow automatically produces the expected zero quotient, and dividing by zero sets a divide-by-zero output flag.

The internal architecture of the TMC3211 allows all 32-bit two's complement integer dividends and nonzero 16-bit two's complement integer divisors, without prenormalization. The output quotient format is 32-bit integer.

The TMC3211 makes a full-precision, full-speed divide function available to designers of Workstations, Image Processors, and Radar Systems who need to perform perspective extractions, matrix operations, range scaling, and other complex functions.

Features


- 32-Bit By 16-Bit Fixed-Point Integer Division With 32-Bit Quotient
- 20MHz Clock Rate And Pipelined Throughput Rate
- Three-Bus I/O Architecture Allows Unrestricted Throughput
- Easy System Interfacing
- Status Flags For Divide-By-Zero And Inexact Result
- · All Inputs And Outputs TTL Compatible

- Low Power CMOS Technology
- Available In A 120 Pin Plastic Pin Grid Array Package

Applications

- · Graphics And Image Processors
- Matrix Operations And Geometric Transforms
- Perspective Extraction
- Radar Signal Processing
- Range Scaling

Functional Block Diagram



95



Pin Assignments

120-Pin Plastic Pin Grid Array - H5 Package

Pin	Name	Pin	Name	Pin	Name	Pin	Name
C3	V _{DD}	L3	GND	L11	V _{DD}	C11	GND
B2	Y ₁₅	M2	X ₀	M12	GND	B12	Q ₇
B 1	YEN	N2	x ₁	M13	0 ₂₅	A12	a ₆
D3	GND	L4	v _{DD}	K11	V _{DD}	C10	Q ₅
C2	v _{DD}	M3	X ₂	L12	GND	B11	04
C1	Y ₁₆	N3	x ₃	L13	024	A11	03
D2	Y ₁₇	M4	X ₄	K12	023	B10	02
E3	GND	L5	GND	J11	ν _{DD}	C9	Ω ₁
D1	Y ₁₈	N4	X ₅	K13	022	A10	0 ₀
E2	Y ₁₉	M5	х ₆	J12	Q ₂₁	89	DZ
E1	Y ₂₀	N5	X ₇	J13	020	A9	REM
F3	v _{DD}	L6	X ₈	H11	GND	C8	YO
F2	Y ₂₁	M6	Χg	H12	a ₁₉	B8	Υ1
F1	Y ₂₂	N6	x ₁₀	H13	018	A8	Y ₂
G2	GND	M7	x ₁₁	G12	V _{DD}	B7	Y3
G3	v _{DD}	L7	ν _{DD}	G11	a ₁₇	C7	Y4
G1	Y ₂₃	N7	x ₁₂	G13	a ₁₆	A 7	Y ₅
H1	Y ₂₄	N8	X ₁₃	F13	a ₁₅	A6	Y ₆
H2	Y ₂₅	M8	X ₁₄	F12	014	B6	Y ₇
H3	GND	LB	X ₁₅	F11	v _{DD}	C6	Y ₈
J1	Y ₂₆	N9	XEN	E13	a ₁₃	A 5	Yg
J2	Y ₂₇	M9	CLK	E12	a ₁₂	B5	Y ₁₀
K1	Y ₂₈	N10	ŌĒŪ	D13	011	A4	V _{DD}
J3	V _{DO}	L9	031	E11	GND	C5	Y ₁₁
K2	Y ₂₉	M10	a ₃₀	D12	a ₁₀	B4	Y ₁₂
L1	Y ₃₀	N11	029	C13	O _g	A 3	Y ₁₃
M1	Y ₃₁	N12	028	B13	Ω ₈	A2	Y ₁₄
K3	GND	L10	027	D11	V _{DD}	C4	GND
L2	V _{DD}	M11	GND	C12	GND	В3	Voo
N1	GND	N13	0 ₂₆	A13	V _{DD}	Αì	GND

NMLKJHGFEDCBA 0 0 0 0 0 (O) 0 0 Top View O O 0 0 Cavity Up 0 0

Functional Description

General Information

The TMC3211 consists of input registers, a pipelined array divider, and output (quotient) registers. The 16-bit divisor and 32-bit dividend input registers can each be loaded independently using the two synchronous load enable controls. The divider is a 16-stage pipelined non-restoring array which produces a 32-bit quotient and condition flags which indicate an attempted division by zero, or operations which yield a non-zero remainder or inexact result. The 32-bit parallel quotient output register includes three-state output drivers with synchronous enable control, which permits multiple TMC3211s to be operated in parallel or connected directly to a system bus.

The TMC3211 requires a total of 19 clock cycles to generate a full 32-bit quotient result. Once the internal pipeline is full, a new quotient is available at the output every clock cycle.

Signal Definitions

Power

V_{DD}, GND The TMC3211 operates on a single +5V supply. All power and ground lines must be connected.

Clock

CLK The TMC3211 has a single Clock input. All input and output signal timing is referenced to the rising edge of Clock.

Inputs

 Y_{31-0} The 32-bit Dividend is presented through the registered Y input port. Y_{31} is the sign bit. The LSB is Y_0 .

 X_{15-0} The 16-bit Divisor is presented through the registered X input port. X_{15} is the sign bit. The LSB is X_0 .

Outputs

 Ω_{31-0} The current Quotient is available on the registered Q output bus, Ω_{31} is the sign bit. The LSB is Ω_0 .

TMC3211



Controls		Flags	
YEN	Data present at the Dividend input Y_{31-0} is latched into the input registers on the rising edge of clock when the enable control \overline{YEN} is LOW.	DZ	Whenever a zero divisor is input, the resulting invalid output quotient will be accompanied by a registered Divide-By-Zero Flag HIGH.
XEN	Data present at the Divisor input X_{15-0} is latched into the input registers on the rising edge of clock when the enable control \overline{XEN} is LOW.	REM	Whenever a division operation leaves a nonzero remainder, the resulting quotient is accompanied by a registered nonzero Remainder Flag HIGH.
<u>OEQ</u>	The quotient output bus Q_{31-0} and flags DZ and REM are in the high-impedance state when the registered Output Enable \overline{OEQ} is HIGH. When \overline{OEQ} is LOW, they are enabled on the next clock cycle.		

Package Interconnections

Signal Type	Signal Name	Function	H5 Package				
Power	V _{DD}	Supply Voltage	B3, A4, A13, D11, F11, G12, J11, K11, L11, L7, L4, L2, J3, G3, F3, C2, C3				
	GND	Ground	A1, C4, C11, C12, E11, H11, L12, M12, M11, L5, L3, N1, K3, H3, G2, E3, D3				
Clock	CLK	System Clock	M9				
Inputs	Y ₃₁₋₀	Dividend Data	M1, L1, K2, K1, J2, J1, H2, H1, G1, F1, F2, E1, E2, D1, D2, C1, B2, A2, A3, B4, C5, B5, A5, C6, B6, A6, A7, C7, B7, A8, B8, C8				
	x ₁₅₋₀	Divisor Data	L8, M8, N8, N7, M7, N6, M6, L6, N5, M5, N4, M4, N3, M3, N2, M2				
Outputs	0 ₃₁₋₀	Quotient Data	L9, M10, N11, N12, L10, N13, M13, L13 K12, K13, J12, J13, H12, H13, G11, G13 F13, F12, E13, E12, D13, D12, C13, B13, B12, A12, C10, B11, A11, B10, C9, A10				
Controls	YEN	Dividend Write Enable	B1				
	XEÑ	Divisor Write Enable	N9				
	ŌEŌ	Quotient Output Enable	N10				
Flags	DZ	Divide - By Zero Flag	B9				
Ī	REM	Inexact Remainder Flag	A9				
No Connect		Index Pin					

TRW LSI Products Inc.



Applications Discussion

Division Using A Constant

By utilizing the separate input data register load enable controls, the TMC3211 can perform division by a

constant. The data currently held remain in the input registers until updated by the user.

Data Formats

The TMC3211 supports fixed-point two's complement data formats. By keeping track of the binary points of the input data, the user can then interpret the resulting

quotient properly. Two possible binary weightings of the input and output bits are as follows:

Figure 1. Integer Data Format

Pin	D31	D30	D29	D28	D27	D26	D25	D24	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO
Y	-231	230	229	228	227	226	225	224	223	222	221	220	219	218	217	216	215	214	213	212	211	210	29	28	27	26	25	24	23	22	21	20
Х																	-215	214	213	212	211	210	29	28	27	26	25	24	23	22	21	20
Q	-231	230	229	228	227	226	225	224	223	222	221	220	219	218	217	216	215	214	213	212	211	210	29	28	27	26	25	24	23	22	21	20

Figure 2. Fractional Data Format

Y	-20	-2-1	2-2	2-3	2-4	2-5	2-6	2-7	2-8	2-9	2-10	2-11	2-12	2-13	2-14	2-15	2-16	2-17	2-18	2-19	2-20	2-21	2-22	2-23	2-24	2-25	2-26	2-27	2-28	2-29	2-30	2-31
X																	-20	.2-1	2-2	2-3	2-4	2-5	2-6	2-7	2-8	2-9	2-10	2-11	2-12	2-13	2-14	2-15
α	-215	.214	213	212	211	210	29	28	27	26	25	24	23	22	21	20	2-1	2-2	2-3	2-4	2-5	2-6	2-7	2-8	2-9	2-10	2-11	2-12	2-13	2-14	2-15	2-16

where a leading minus sign indicates a sign bit.

Care must be taken when adopting fractional data formats. By observing the binary weighting applied to the input data in the dividend and divisor, the binary point of the quotient can then be correctly established. The difference lies only in constant scale factors, which must be considered in order to maintain a data format which is compatible with the bit weighting of the hardware system. The two most common choices are fractional and integer notation. If integer notation is used, the LSBs of the dividend, divisor, and quotient all have the same value. With fractional notation the MSBs are all of equal weight.

Divide by Zero

The flag DZ indicates that the divisor input for the current calculation was a zero, independent of the dividend. Dividing by zero is an undefined operation yielding a meaningless quotient. Thus, this flag must be monitored to guard against possible errors.

Inexact Results

The flag REM is provided to indicate that the current quotient left a nonzero remainder and was truncated toward zero.

Negative Full-Scale Overflow

Due to a finite data word width, a two's complement overflow error occurs under the following unique condition:

Divisor Y = 80000000H (-Full-Scale) Dividend X = FFFFH (-1)


Result:

Quotient Q = 80000000H (-Full-Scale)

As stated above, this is due to a limitation in the number of bits available to indicate a positive full-scale quotient, and data overflows into the MSB position to indicate an incorrect sign.



Figure 3. Timing Diagram



Notes:

- 1. Demonstrates division by a constant, $Q_2 = Y_2/X_1$.
- 2. Assumes $\overline{0EQ}$ = LOW.

Figure 4. Equivalent Input Circuit





Figure 5. Equivalent Output Circuit



TRW LSI Products Inc.



Absolute maximum ratings (beyond which the device may be damaged) 1

Supply Volta	oge	-0.5 to +7.0V
Input Voltag	e	-0.5 to (V _{DD} + 0.5)V
Output		
	Applied voltage?	
	Forced current 3,4	-3.0 to 6.0mA
	Short-circuit duration (single output in HIGH state to ground)	1 sec
Temperature		
	Operating, case	
	junction	175°C
	Lead, soldering (10 seconds)	300°C
	Storage	

Notes

- 1 Absolute maximum ratings are limiting values applied individually while all other parameters are within specified operating conditions. Functional operation under any of these conditions is NOT implied.
- 2. Applied voltage must be current limited to specified range, and measured with respect to GND.
- 3. Forcing voltage must be limited to specified range.
- 4. Current is specified as conventional current flowing into the device.

Operating conditions

			т	Temperature Range Standard						
Parame	eter	Test Conditions	Min	Nom	Max	Units				
V _{DD}	Supply Voltage		4.75	5.0	5.25	٧				
v _{IL} v _{IH}	Input Voltage, Logic LOW Input Voltage, Logic HIGH		2.0		0.8	V V				
l ^{OH}	Output Current, Logic LOW Output Current, Logic HIGH				4.0 -2.0	mA mA				
t _{CY}	Cycle Time	V _{DD} - Min			50	ns				
^t PWL	Clock Pulse Width, LOW Clock Pulse Width, HIGH	V _{DD} - Min V _{DD} - Min	15 15			ns ns				
t _S	Input Setup Time Input Hold Time		12 6		_	ns ns				
TA	Ambient Temperature, Still Air		0		70	°C				



DC characteristics within specified operating conditions ¹

			Temperat	ure Range		
			Stan	İ		
Param	eter	Test Conditions	Min	Max	Units	
IDDQ	Supply Current, Quiescent	$V_{DD} = Max, V_{IN} = 0V$		5	mA	
IDDU	Supply Current, Unloaded	$V_{DD} = Max, \overline{OEQ} = 5V, f = 20MHz$		150	mA	
Ī _{IL}	Input Current, Logic LOW	$V_{DD} = Max, V_{IN} = 0V$		-10	μA	
I _{IH}	Input Current, Logic HIGH	$V_{DD} = Max, V_{IN} = V_{DD}$		10	μΑ	
v _{OL}	Output Voltage, Logic LOW	V _{DD} = Min, I _{DL} = Max		0.4	V	
VOH	Output Voltage, Logic HIGH	V _{DD} = Min, l _{OH} = Max	2.4		٧	
l _{OZL}	Hi-Z Output Leakage Current, Output LOW	V _{DD} = Max, V _{IN} = 0V		-40	μA	
I _{OZH}	Hi-Z Output Leakage Current, Output HIGH	$V_{DD} = Max, V_{IN} = V_{DD}$		40	μΑ	
l _{OS}	Short-Circuit Output Current	V _{DD} = Max, Output HIGH, one pin to ground, one second duration max.		- 150	mA	
				10		
Cl	Input Capacitance	T _A = 25°C, f = 1MHz	<u> </u>	10	pF	
c ₀	Output Capacitance	$T_A = 25$ °C, $f = 1$ MHz		10	pF	

Note: 1. Actual test conditions may vary from those shown, but guarantee operation as specified.

AC characteristics within specified operating conditions

		Temperate	ure Range					
		Stan	Standard					
Parameter	Test Conditions	Min	Max	Units				
t _D Output Delay ¹	V _{DD} = Min, C _{LOAD} = 25pF		35	ns				
t _{HO} Output Hold Time	$V_{DD} = Max, C_{LOAD} = 25pF$	5		ns				

Note: 1. Equivalent to t_{DIS} and t_{ENA} of the three-state outputs

Ordering Information

Product Number	Temperature Range	Screening	Package	Package Marking
TMC3211H5C	STD-T _A =0°C to 70°C	Commercial	120 Pin Plastic Pin Grid Array	3211H5C

All parameters contained in this specification are guaranteed by design, characterization, sample testing or 100% testing as appropriate. TRW reserves the right to change products and specifications without notice. This information does not convey any license under patent rights of TRW Inc. or others.

Life Support Policy — TRW LSI Products Inc. components are not designed for use in life support applications, wherein a failure or malfunction of the component can reasonably be expected to result in personal injury. The user of TRW LSI Products Inc. components in life support applications assumes all risk of such use and indemnifies TRW LSI Products Inc. against all damages

Fixed-Point Arithmetic

