

## Integer Divider

### 32-Bit, 20 MOPS

The TMC3211 is a fast monolithic two's complement integer divider which can divide a 32-bit dividend by a 16-bit divisor to produce a 32-bit quotient, with a maximum pipelined throughput of 20 MOPS (Million Operations Per Second). Data is input on separate busses, and quotients are available on a 32-bit output bus with synchronous three-state enable. All data inputs and outputs are registered and TTL compatible. All input and output signal timing is referenced to the rising edge of Clock.

The TMC3211 has a single system clock and separate load enable controls for the dividend and divisor registers. This allows the device to be used in applications requiring division by a constant. Underflow automatically produces the expected zero quotient, and dividing by zero sets a divide-by-zero output flag.

The internal architecture of the TMC3211 allows all 32-bit two's complement integer dividends and nonzero 16-bit two's complement integer divisors, without prenormalization. The output quotient format is 32-bit integer.

The TMC3211 makes a full-precision, full-speed divide function available to designers of Workstations, Image Processors, and Radar Systems who need to perform perspective extractions, matrix operations, range scaling, and other complex functions.

## Features


- 32-Bit By 16-Bit Fixed-Point Integer Division With 32-Bit Quotient
- 20MHz Clock Rate And Pipelined Throughput Rate
- Three-Bus I/O Architecture Allows Unrestricted Throughput
- Easy System Interfacing
- Status Flags For Divide-By-Zero And Inexact Result
- All Inputs And Outputs TTL Compatible

- Low Power CMOS Technology
- Available In A 120 Pin Plastic Pin Grid Array Package

## Applications

- Graphics And Image Processors
- Matrix Operations And Geometric Transforms
- Perspective Extraction
- Radar Signal Processing
- Range Scaling

## Functional Block Diagram



## Pin Assignments

## Functional Description

### 120-Pin Plastic Pin Grid Array – H5 Package

### General Information

Pin	Name	Pin	Name	Pin	Name	Pin	Name
C3	V <sub>DD</sub>	L3	GND	L11	V <sub>DD</sub>	C11	GND
B2	Y <sub>15</sub>	M2	X <sub>0</sub>	M12	GND	B12	Q <sub>7</sub>
B1	Y <sub>EN</sub>	N2	X <sub>1</sub>	M13	Q <sub>25</sub>	A12	Q <sub>6</sub>
D3	GND	L4	V <sub>DD</sub>	K11	V <sub>DD</sub>	C10	Q <sub>5</sub>
C2	V <sub>DD</sub>	M3	X <sub>2</sub>	L12	GND	B11	Q <sub>4</sub>
C1	Y <sub>16</sub>	N3	X <sub>3</sub>	L13	Q <sub>24</sub>	A11	Q <sub>3</sub>
D2	Y <sub>17</sub>	M4	X <sub>4</sub>	K12	Q <sub>23</sub>	B10	Q <sub>2</sub>
E3	GND	L5	GND	J11	V <sub>DD</sub>	C9	Q <sub>1</sub>
D1	Y <sub>18</sub>	N4	X <sub>5</sub>	K13	Q <sub>22</sub>	A10	Q <sub>0</sub>
E2	Y <sub>19</sub>	M5	X <sub>6</sub>	J12	Q <sub>21</sub>	B9	DZ
E1	Y <sub>20</sub>	N5	X <sub>7</sub>	J13	Q <sub>20</sub>	A9	REM
F3	V <sub>DD</sub>	L6	X <sub>8</sub>	H11	GND	C8	Y <sub>0</sub>
F2	Y <sub>21</sub>	M6	X <sub>9</sub>	H12	Q <sub>19</sub>	B8	Y <sub>1</sub>
F1	Y <sub>22</sub>	N6	X <sub>10</sub>	H13	Q <sub>18</sub>	A8	Y <sub>2</sub>
G2	GND	M7	X <sub>11</sub>	G12	V <sub>DD</sub>	B7	Y <sub>3</sub>
G3	V <sub>DD</sub>	L7	V <sub>DD</sub>	G11	Q <sub>17</sub>	C7	Y <sub>4</sub>
G1	Y <sub>23</sub>	N7	X <sub>12</sub>	G13	Q <sub>16</sub>	A7	Y <sub>5</sub>
H1	Y <sub>24</sub>	N8	X <sub>13</sub>	F13	Q <sub>15</sub>	A6	Y <sub>6</sub>
H2	Y <sub>25</sub>	M8	X <sub>14</sub>	F12	Q <sub>14</sub>	B6	Y <sub>7</sub>
H3	GND	L8	X <sub>15</sub>	F11	V <sub>DD</sub>	C6	Y <sub>8</sub>
J1	Y <sub>26</sub>	N9	X <sub>EN</sub>	E13	Q <sub>13</sub>	A5	Y <sub>9</sub>
J2	Y <sub>27</sub>	M9	CLK	E12	Q <sub>12</sub>	B5	Y <sub>10</sub>
K1	Y <sub>28</sub>	N10	OE <sub>Q</sub>	D13	Q <sub>11</sub>	A4	V <sub>DD</sub>
J3	V <sub>DD</sub>	L9	Q <sub>31</sub>	E11	GND	C5	Y <sub>11</sub>
K2	Y <sub>29</sub>	M10	Q <sub>30</sub>	D12	Q <sub>10</sub>	B4	Y <sub>12</sub>
L1	Y <sub>30</sub>	N11	Q <sub>29</sub>	C13	Q <sub>9</sub>	A3	Y <sub>13</sub>
M1	Y <sub>31</sub>	N12	Q <sub>28</sub>	B13	Q <sub>8</sub>	A2	Y <sub>14</sub>
K3	GND	L10	Q <sub>27</sub>	D11	V <sub>DD</sub>	C4	GND
L2	V <sub>DD</sub>	M11	GND	C12	GND	B3	V <sub>DD</sub>
N1	GND	N13	Q <sub>26</sub>	A13	V <sub>DD</sub>	A1	GND

The TMC3211 consists of input registers, a pipelined array divider, and output (quotient) registers. The 16-bit divisor and 32-bit dividend input registers can each be loaded independently using the two synchronous load enable controls. The divider is a 16-stage pipelined non-restoring array which produces a 32-bit quotient and condition flags which indicate an attempted division by zero, or operations which yield a non-zero remainder or inexact result. The 32-bit parallel quotient output register includes three-state output drivers with synchronous enable control, which permits multiple TMC3211s to be operated in parallel or connected directly to a system bus.

The TMC3211 requires a total of 19 clock cycles to generate a full 32-bit quotient result. Once the internal pipeline is full, a new quotient is available at the output every clock cycle.

### Signal Definitions

#### Power

V<sub>DD</sub>, GND The TMC3211 operates on a single +5V supply. All power and ground lines must be connected.

#### Clock

CLK The TMC3211 has a single Clock input. All input and output signal timing is referenced to the rising edge of Clock.


#### Inputs

Y<sub>31-0</sub> The 32-bit Dividend is presented through the registered Y input port. Y<sub>31</sub> is the sign bit. The LSB is Y<sub>0</sub>.

X<sub>15-0</sub> The 16-bit Divisor is presented through the registered X input port. X<sub>15</sub> is the sign bit. The LSB is X<sub>0</sub>.

#### Outputs

Q<sub>31-0</sub> The current Quotient is available on the registered Q output bus. Q<sub>31</sub> is the sign bit. The LSB is Q<sub>0</sub>.



## Controls

- $\overline{YEN}$  Data present at the Dividend input  $Y_{31-0}$  is latched into the input registers on the rising edge of clock when the enable control  $\overline{YEN}$  is LOW.
- $\overline{XEN}$  Data present at the Divisor input  $X_{15-0}$  is latched into the input registers on the rising edge of clock when the enable control  $\overline{XEN}$  is LOW.
- $\overline{OEQ}$  The quotient output bus  $Q_{31-0}$  and flags DZ and REM are in the high-impedance state when the registered Output Enable  $\overline{OEQ}$  is HIGH. When  $\overline{OEQ}$  is LOW, they are enabled on the next clock cycle.

## Flags

- DZ Whenever a zero divisor is input, the resulting invalid output quotient will be accompanied by a registered Divide-By-Zero Flag HIGH.
- REM Whenever a division operation leaves a nonzero remainder, the resulting quotient is accompanied by a registered nonzero Remainder Flag HIGH.

## Package Interconnections

Signal Type	Signal Name	Function	H5 Package
Power	V <sub>DD</sub>	Supply Voltage	B3, A4, A13, D11, F11, G12, J11, K11, L11, L7, L4, L2, J3, G3, F3, C2, C3
	GND	Ground	A1, C4, C11, C12, E11, H11, L12, M12, M11, L5, L3, N1, K3, H3, G2, E3, D3
Clock	CLK	System Clock	M9
Inputs	$Y_{31-0}$	Dividend Data	M1, L1, K2, K1, J2, J1, H2, H1, G1, F1, F2, E1, E2, D1, D2, C1, B2, A2, A3, B4, C5, B5, A5, C6, B6, A6, A7, C7, B7, A8, B8, C8
	$X_{15-0}$	Divisor Data	L8, M8, N8, N7, M7, N6, M6, L6, N5, M5, N4, M4, N3, M3, N2, M2
Outputs	$Q_{31-0}$	Quotient Data	L9, M10, N11, N12, L10, N13, M13, L13, K12, K13, J12, J13, H12, H13, G11, G13, F13, F12, E13, E12, D13, D12, C13, B13, B12, A12, C10, B11, A11, B10, C9, A10
Controls	$\overline{YEN}$	Dividend Write Enable	B1
	$\overline{XEN}$	Divisor Write Enable	N9
	$\overline{OEQ}$	Quotient Output Enable	N10
Flags	DZ	Divide-By Zero Flag	B9
	REM	Inexact Remainder Flag	A9
No Connect		Index Pin	D4

## Applications Discussion

### Division Using A Constant

By utilizing the separate input data register load enable controls, the TMC3211 can perform division by a

constant. The data currently held remain in the input registers until updated by the user.

### Data Formats

The TMC3211 supports fixed-point two's complement data formats. By keeping track of the binary points of the input data, the user can then interpret the resulting

quotient properly. Two possible binary weightings of the input and output bits are as follows:

**Figure 1. Integer Data Format**

Pin	D31	D30	D29	D28	D27	D26	D25	D24	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Y	2 <sup>-31</sup>	2 <sup>30</sup>	2 <sup>29</sup>	2 <sup>28</sup>	2 <sup>27</sup>	2 <sup>26</sup>	2 <sup>25</sup>	2 <sup>24</sup>	2 <sup>23</sup>	2 <sup>22</sup>	2 <sup>21</sup>	2 <sup>20</sup>	2 <sup>19</sup>	2 <sup>18</sup>	2 <sup>17</sup>	2 <sup>16</sup>	2 <sup>15</sup>	2 <sup>14</sup>	2 <sup>13</sup>	2 <sup>12</sup>	2 <sup>11</sup>	2 <sup>10</sup>	2 <sup>9</sup>	2 <sup>8</sup>	2 <sup>7</sup>	2 <sup>6</sup>	2 <sup>5</sup>	2 <sup>4</sup>	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	2 <sup>0</sup>
X																	2 <sup>-15</sup>	2 <sup>14</sup>	2 <sup>13</sup>	2 <sup>12</sup>	2 <sup>11</sup>	2 <sup>10</sup>	2 <sup>9</sup>	2 <sup>8</sup>	2 <sup>7</sup>	2 <sup>6</sup>	2 <sup>5</sup>	2 <sup>4</sup>	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	2 <sup>0</sup>
Q	2 <sup>-31</sup>	2 <sup>30</sup>	2 <sup>29</sup>	2 <sup>28</sup>	2 <sup>27</sup>	2 <sup>26</sup>	2 <sup>25</sup>	2 <sup>24</sup>	2 <sup>23</sup>	2 <sup>22</sup>	2 <sup>21</sup>	2 <sup>20</sup>	2 <sup>19</sup>	2 <sup>18</sup>	2 <sup>17</sup>	2 <sup>16</sup>	2 <sup>15</sup>	2 <sup>14</sup>	2 <sup>13</sup>	2 <sup>12</sup>	2 <sup>11</sup>	2 <sup>10</sup>	2 <sup>9</sup>	2 <sup>8</sup>	2 <sup>7</sup>	2 <sup>6</sup>	2 <sup>5</sup>	2 <sup>4</sup>	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	2 <sup>0</sup>

**Figure 2. Fractional Data Format**

Y	2 <sup>-20</sup>	2 <sup>-1</sup>	2 <sup>-2</sup>	2 <sup>-3</sup>	2 <sup>-4</sup>	2 <sup>-5</sup>	2 <sup>-6</sup>	2 <sup>-7</sup>	2 <sup>-8</sup>	2 <sup>-9</sup>	2 <sup>-10</sup>	2 <sup>-11</sup>	2 <sup>-12</sup>	2 <sup>-13</sup>	2 <sup>-14</sup>	2 <sup>-15</sup>	2 <sup>-16</sup>	2 <sup>-17</sup>	2 <sup>-18</sup>	2 <sup>-19</sup>	2 <sup>-20</sup>	2 <sup>-21</sup>	2 <sup>-22</sup>	2 <sup>-23</sup>	2 <sup>-24</sup>	2 <sup>-25</sup>	2 <sup>-26</sup>	2 <sup>-27</sup>	2 <sup>-28</sup>	2 <sup>-29</sup>	2 <sup>-30</sup>	2 <sup>-31</sup>
X																	2 <sup>-20</sup>	2 <sup>-1</sup>	2 <sup>-2</sup>	2 <sup>-3</sup>	2 <sup>-4</sup>	2 <sup>-5</sup>	2 <sup>-6</sup>	2 <sup>-7</sup>	2 <sup>-8</sup>	2 <sup>-9</sup>	2 <sup>-10</sup>	2 <sup>-11</sup>	2 <sup>-12</sup>	2 <sup>-13</sup>	2 <sup>-14</sup>	2 <sup>-15</sup>
Q	2 <sup>-15</sup>	2 <sup>-14</sup>	2 <sup>-13</sup>	2 <sup>-12</sup>	2 <sup>-11</sup>	2 <sup>-10</sup>	2 <sup>-9</sup>	2 <sup>-8</sup>	2 <sup>-7</sup>	2 <sup>-6</sup>	2 <sup>-5</sup>	2 <sup>-4</sup>	2 <sup>-3</sup>	2 <sup>-2</sup>	2 <sup>-1</sup>	2 <sup>0</sup>	2 <sup>-1</sup>	2 <sup>-2</sup>	2 <sup>-3</sup>	2 <sup>-4</sup>	2 <sup>-5</sup>	2 <sup>-6</sup>	2 <sup>-7</sup>	2 <sup>-8</sup>	2 <sup>-9</sup>	2 <sup>-10</sup>	2 <sup>-11</sup>	2 <sup>-12</sup>	2 <sup>-13</sup>	2 <sup>-14</sup>	2 <sup>-15</sup>	2 <sup>-16</sup>

where a leading minus sign indicates a sign bit.

Care must be taken when adopting fractional data formats. By observing the binary weighting applied to the input data in the dividend and divisor, the binary point of the quotient can then be correctly established. The difference lies only in constant scale factors, which must be considered in order to maintain a data format which is compatible with the bit weighting of the hardware system. The two most common choices are fractional and integer notation. If integer notation is used, the LSBs of the dividend, divisor, and quotient all have the same value. With fractional notation the MSBs are all of equal weight.

### Divide by Zero

The flag DZ indicates that the divisor input for the current calculation was a zero, independent of the dividend. Dividing by zero is an undefined operation yielding a meaningless quotient. Thus, this flag must be monitored to guard against possible errors.

### Inexact Results

The flag REM is provided to indicate that the current quotient left a nonzero remainder and was truncated toward zero.

### Negative Full-Scale Overflow

Due to a finite data word width, a two's complement overflow error occurs under the following unique condition:


$$\begin{aligned} \text{Divisor } Y &= 80000000_{\text{H}} \text{ (-Full-Scale)} \\ \text{Dividend } X &= \text{FFFF}_{\text{H}} \text{ (-1)} \end{aligned}$$

Result:

$$\text{Quotient } Q = 80000000_{\text{H}} \text{ (-Full-Scale)}$$

As stated above, this is due to a limitation in the number of bits available to indicate a positive full-scale quotient, and data overflows into the MSB position to indicate an incorrect sign.

Figure 3. Timing Diagram



- Notes:
1. Demonstrates division by a constant,  $Q_2 = Y_2 \cdot X_1$ .
  2. Assumes  $\overline{OEQ} = \text{LOW}$ .

Figure 4. Equivalent Input Circuit





Figure 5. Equivalent Output Circuit



## Absolute maximum ratings (beyond which the device may be damaged) <sup>1</sup>

<b>Supply Voltage</b> .....	-0.5 to +7.0V
<b>Input Voltage</b> .....	-0.5 to (V <sub>DD</sub> + 0.5)V
<b>Output</b>	
Applied voltage <sup>2</sup> .....	-0.5 to (V <sub>DD</sub> + 0.5)V
Forced current <sup>3,4</sup> .....	-3.0 to 6.0mA
Short-circuit duration (single output in HIGH state to ground) .....	1 sec
<b>Temperature</b>	
Operating, case .....	-60 to +130°C
junction .....	175°C
Lead, soldering (10 seconds) .....	300°C
Storage .....	-65 to +150°C

Notes:

1. Absolute maximum ratings are limiting values applied individually while all other parameters are within specified operating conditions. Functional operation under any of these conditions is NOT implied.
2. Applied voltage must be current limited to specified range, and measured with respect to GND.
3. Forcing voltage must be limited to specified range.
4. Current is specified as conventional current flowing into the device.

## Operating conditions

Parameter	Test Conditions	Temperature Range			Units
		Standard			
		Min	Nom	Max	
V <sub>DD</sub> Supply Voltage		4.75	5.0	5.25	V
V <sub>IL</sub> Input Voltage, Logic LOW				0.8	V
V <sub>IH</sub> Input Voltage, Logic HIGH		2.0			V
I <sub>OL</sub> Output Current, Logic LOW				4.0	mA
I <sub>O</sub> H Output Current, Logic HIGH				-2.0	mA
t <sub>CY</sub> Cycle Time	V <sub>DD</sub> - Min			50	ns
t <sub>PWL</sub> Clock Pulse Width, LOW	V <sub>DD</sub> - Min	15			ns
t <sub>PWH</sub> Clock Pulse Width, HIGH	V <sub>DD</sub> - Min	15			ns
t <sub>S</sub> Input Setup Time		12			ns
t <sub>H</sub> Input Hold Time		6			ns
T <sub>A</sub> Ambient Temperature, Still Air		0		70	°C

## DC characteristics within specified operating conditions <sup>1</sup>

Parameter	Test Conditions	Temperature Range		Units
		Standard		
		Min	Max	
$I_{DDQ}$ Supply Current, Quiescent	$V_{DD} = \text{Max}, V_{IN} = 0V$		5	mA
$I_{DDU}$ Supply Current, Unloaded	$V_{DD} = \text{Max}, \overline{OE} = 5V, f = 20\text{MHz}$		150	mA
$I_{IL}$ Input Current, Logic LOW	$V_{DD} = \text{Max}, V_{IN} = 0V$		-10	$\mu\text{A}$
$I_{IH}$ Input Current, Logic HIGH	$V_{DD} = \text{Max}, V_{IN} = V_{DD}$		10	$\mu\text{A}$
$V_{OL}$ Output Voltage, Logic LOW	$V_{DD} = \text{Min}, I_{OL} = \text{Max}$		0.4	V
$V_{OH}$ Output Voltage, Logic HIGH	$V_{DD} = \text{Min}, I_{OH} = \text{Max}$	2.4		V
$I_{OZL}$ Hi-Z Output Leakage Current, Output LOW	$V_{DD} = \text{Max}, V_{IN} = 0V$		-40	$\mu\text{A}$
$I_{OZH}$ Hi-Z Output Leakage Current, Output HIGH	$V_{DD} = \text{Max}, V_{IN} = V_{DD}$		40	$\mu\text{A}$
$I_{OS}$ Short-Circuit Output Current	$V_{DD} = \text{Max}$ , Output HIGH, one pin to ground, one second duration max.		-150	mA
$C_I$ Input Capacitance	$T_A = 25^\circ\text{C}, f = 1\text{MHz}$		10	pF
$C_O$ Output Capacitance	$T_A = 25^\circ\text{C}, f = 1\text{MHz}$		10	pF

Note: 1. Actual test conditions may vary from those shown, but guarantee operation as specified.

## AC characteristics within specified operating conditions

Parameter	Test Conditions	Temperature Range		Units
		Standard		
		Min	Max	
$t_D$ Output Delay <sup>1</sup>	$V_{DD} = \text{Min}, C_{LOAD} = 25\text{pF}$		35	ns
$t_{HO}$ Output Hold Time	$V_{DD} = \text{Max}, C_{LOAD} = 25\text{pF}$	5		ns

Note: 1. Equivalent to  $t_{D(S)}$  and  $t_{ENA}$  of the three-state outputs.

## Ordering Information

Product Number	Temperature Range	Screening	Package	Package Marking
TMC3211H5C	STD - $T_A = 0^\circ\text{C}$ to $70^\circ\text{C}$	Commercial	120 Pin Plastic Pin Grid Array	3211H5C

All parameters contained in this specification are guaranteed by design, characterization, sample testing or 100% testing as appropriate. TRW reserves the right to change products and specifications without notice. This information does not convey any license under patent rights of TRW Inc. or others.

**Life Support Policy** – TRW LSI Products Inc. components are not designed for use in life support applications, wherein a failure or malfunction of the component can reasonably be expected to result in personal injury. The user of TRW LSI Products Inc. components in life support applications assumes all risk of such use and indemnifies TRW LSI Products Inc. against all damages.

