



MH25608S1N-70, -85, -10, -12, -15

2097152-BIT(262144-WORD BY 8-BIT) CMOS STATIC RAM

DESCRIPTION

The MH25608S1N is a 2097152 bits CMOS static RAM module organized as 262144-words by 8-bits. It consists of eight industry standard 32K x 8 static RAMs.

The stand-by current is low enough for a battery backup application. It is mounted a flat package on a 35-pin single in line package.

FEATURES

Type	Access time (max)	Power supply current	
		Active (max)	Standby (max)
MH25608S1N-70	70ns	75 mA	400 μ A
MH25608S1N-85	85ns		
MH25608S1N-10	100ns		
MH25608S1N-12	120ns		
MH25608S1N-15	150ns		

- Single +5V Power Supply
- No Clocks, No Refresh
- Data-Hold on +2V Power Supply
- Directly TTL Compatible: All Inputs and Outputs
- Three-State Outputs: OR-tie Capability
- Simple Memory Expansion by \bar{S}
- \bar{OE} Prevents Data Contention in the I/O Bus
- Common Data I/O


APPLICATION

Small Capacity Memory Units.


FUNCTION

The operation mode of the MH25608S1N is determined by a combination of the device control inputs \bar{S} , \bar{W} and \bar{OE} . Each mode is summarized in the function table. (see next page)

A write cycle is executed whenever the low level \bar{W} overlaps with the low level \bar{S} . The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of \bar{W} , \bar{S} , whichever occurs first, requiring the set-up and hold



time relative to these edge to be maintained. The output enable \bar{OE} directly controls the output stage. Setting the \bar{OE} at a high level, the output stage is in a high-impedance



MH25608S1N-70, -85, -10, -12, -15**2097 152-BIT(262144-WORD BY 8-BIT) CMOS STATIC RAM**

and the data bus contention problem in the write cycle is eliminated.

A read cycle is executed by setting \overline{W} at a high level and \overline{OE} at a low level while \overline{S} are in an active state.

When setting \overline{S} at a high level, the chip is in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by \overline{S} . The power supply current is reduced as low as the stand-by current which is specified as I_{CC3} or I_{CC4} .

and the memory data can be held +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

FUNCTION TABLE

\overline{S}	\overline{W}	\overline{OE}	Mode	DQ	I_{CC}
H	X	X	Non selection	High-impedance	Standby
L	L	X	Write	D_{IN}	Active
L	H	L	Read	D_{OUT}	Active
L	H	H		High-impedance	Active

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V_{CC}	Supply voltage	With respect to GND	-0.3~7	V
V_I	Input voltage		-0.3~ $V_{CC}+0.3$	V
V_O	Output voltage		0~ V_{CC}	V
P_d	Power dissipation	$T_a = 25^\circ\text{C}$	700	mW
T_{opr}	Operating temperature		0~70	$^\circ\text{C}$
T_{stg}	Storage temperature		-40~125	$^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V_{CC}	Supply voltage	4.5	5	5.5	V
GND	Supply voltage		0		V
V_{IL}	Low input voltage	-0.3		0.8	V
V_{IH}	High input voltage	2.2		$V_{CC}+0.3$	V

ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V_{IH}	High input voltage		2.2		$V_{CC}+0.3$	V
V_{IL}	Low input voltage		-0.3		0.8	V
V_{OH}	High output voltage	$I_{OH} = -1\text{mA}$	2.4			V
V_{OL}	Low output voltage	$I_{OL} = 2\text{mA}$			0.4	V
I_I	Input current	$V_I = 0 \sim V_{CC}$			± 1	μA
I_{OZH}	High level output current in off-state	$\overline{S} = V_{IH}$ or $\overline{OE} = V_{IH}$			1	μA
I_{OZL}	Low level output current in off-state	$V_{I/O} = 0 \sim V_{CC}$			-1	μA
I_{CC1}	Active supply current (AC, MOS level)	$\overline{S} < 0.2$, $\overline{W} > V_{CC} - 0.3$ output open other input < 0.2 or $> V_{CC} - 0.3$ Min. cycle		35	70	mA
I_{CC2}	Active supply current (AC, TTL level)	$\overline{S} = V_{IL}$, $\overline{W} = V_{IH}$ output open other input $= V_{IL}$ or V_{IH} Min. cycle		40	75	mA
I_{CC3}	Stand-by supply current	$\overline{S} \geq V_{CC} - 0.2\text{V}$, Other inputs $= 0 \sim V_{CC}$			400	μA
I_{CC4}	Stand-by supply current	$\overline{S} = V_{IH}$, Other inputs $= 0 \sim V_{CC}$			8	mA
C_i	Input capacitance ($T_a = 25^\circ\text{C}$)	$V_I = \text{GND}$, $V_I = 25\text{mVrms}$, $f = 1\text{MHz}$			60	pF
C_o	Output capacitance ($T_a = 25^\circ\text{C}$)	$V_O = \text{GND}$, $V_O = 25\text{mVrms}$, $f = 1\text{MHz}$			60	pF

Note 1: Direction for current flowing into IC is indicated as positive (no mark)

2: Typical value is $V_{CC} = 5V$, $T_a = 25^\circ\text{C}$

MH25608S1N-70, -85, -10, -12, -15**2097152-BIT(262144-WORD BY 8-BIT) CMOS STATIC RAM****SWITCHING CHARACTERISTICS** ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted)**Read cycle**

Symbol	Parameter	Limit										Unit
		MH25608S1N-70		MH25608S1N-85		MH25608S1N-10		MH25608S1N-12		MH25608S1N-15		
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
t_{CR}	Read cycle time	70		85		100		120		150		ns
$t_a(A)$	Address access time		70		85		100		120		150	ns
$t_a(S)$	Chip select access time		70		85		100		120		150	ns
$t_a(OE)$	Output enable access time		35		45		50		60		75	ns
$t_{dIS}(S)$	Output disable time after \overline{S} high		30		30		35		40		45	ns
$t_{dIS}(OE)$	Output disable time after \overline{OE} high		30		30		35		40		45	ns
$t_{en}(S)$	Output enable time after \overline{S} low	5		10		10		10		10		ns
$t_{en}(OE)$	Output enable time after \overline{OE} low	5		10		10		10		10		ns
$t_v(\Delta)$	Data valid time after address change	20		20		20		20		20		ns


TIMING REQUIREMENTS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted)**Write cycle**

Symbol	Parameter	Limit										Unit
		MH25608S1N-70		MH25608S1N-85		MH25608S1N-10		MH25608S1N-12		MH25608S1N-15		
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
t_{CW}	Write cycle time	70		85		100		120		150		ns
$t_{W(W)}$	Write pulse width	55		60		60		70		80		ns
$t_{SU}(A)$	Address set up time	0		0		0		0		0		ns
$t_{SU}(A-\overline{WH})$	Address set up time with respect to \overline{W} high	65		75		80		85		90		ns
$t_{SU}(S)$	Chip select set up time	65		75		80		85		90		ns
$t_{SU}(D)$	Data set up time	30		35		35		40		50		ns
$t_h(D)$	Data hold time	0		0		0		0		0		ns
$t_{rec}(W)$	Write recovery time	0		0		0		0		0		ns
$t_{dIS}(W)$	Output disable time after \overline{W} low		25		30		35		40		45	ns
$t_{dIS}(OE)$	Output disable time after \overline{OE} high		25		30		35		40		45	ns
$t_{en}(W)$	Output enable time after \overline{W} high	5		10		10		10		10		ns
$t_{en}(OE)$	Output enable time after \overline{OE} low	5		10		10		10		10		ns


2097152-BIT(262144-WORD BY 8-BIT) CMOS STATIC RAM

TIMING DIAGRAM

Read cycle




Write cycle (\bar{W} control)



MH25608S1N-70, -85, -10, -12, -15

2097152-BIT(262144-WORD BY 8-BIT) CMOS STATIC RAM

Write cycle (\bar{S} control)



Note 3: Test condition

Input pulse level: 0.6 ~ 2.4V

Input pulse rise fall time: 10ns

Load: 1 TTL, $C_L = 100\text{pF}$

Conditions of assessment: 1.5V

4: Hatching indicates the state is don't care.

5: Writing is executed in overlap of \bar{S} and \bar{W} low.

6: If \bar{W} goes low simultaneously with or prior to \bar{S} , the output remains in the high, impedance state.

7: Don't active inverted phase signal externally when DQ pin is in output mode.

POWER DOWN CHARACTERISTICS

ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{CC(PD)}$	Power down supply voltage		2			V
$V_I(\bar{S})$	Chip select input \bar{S}	$2.2\text{V} \leq V_{CC(PD)}$	2.2			V
		$2\text{V} \leq V_{CC(PD)} \leq 2.2\text{V}$		$V_{CC(PD)}$		V
$I_{CC(PD)}$	Power down supply current	$V_{CC} = 3\text{V}$, Other inputs = 3V			200	μA

TIMING REQUIREMENTS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{SU(PD)}$	Power down setup time		0			ns
$t_{REC(PD)}$	Power down recovery time		t_{CR}			ns

POWER DOWN CHARACTERISTICS

