Am29203

Four-Bit Bipolar Microprocessor Slice

DISTINCTIVE CHARACTERISTICS

• Expandable Register File -

The Am29203 includes the necessary "hooks" to expand the register file externally to any number of registers.

Built-in Multiplication Logic -

Performing multiplication with the Am2901A requires a few external gates — these gates are contained on-chip in the Am29203. Three special instructions are used for unsigned multiplication, two's complement multiplication and the last cycle of a two's complement multiplication.

Built-in Division Logic -

The Am29203 contains all logic and interconnects for execution of a non-restoring, multiple-length division with correction of the quotient.

Built-in Normalization Logic -

The mantissa and exponent of a floating-point number can be developed using a single microcycle per shift.

Built-in Parity Generation and Sign Extension Circuitry —

Can supply parity across the entire ALU outputs and provide sign-extension at any slice boundary.

BCD Arithmetic -

The Am29203 features automatic BCD add and subtract and conversion between binary and BCD.

- Two Bidirectional Data Lines
- Improved I/O Capability --


Both the DA and DB data buses are bidirectional on the Am29203. In addition, the Y port is also bidirectional.

GENERAL DESCRIPTION

The Am29203 is a four-bit expandable bipolar microprocessor slice. The Am29203 performs all functions performed by the industry standard Am2901 and Am2903A, in addition, provides a number of significant enhancements that are especially useful in arithmetic-oriented processors. Infinitely expandable memory and three-port, three-address architecture are provided by the Am29203. In addition to its

complete arithmetic and logic instruction set, the Am29203 provides a special set of instructions which facilitate the implementation of multiplication, division, normalization, BCD arithmetic and conversion, and other previously time-consuming operations. The Am29203 has three bidirectional ports and features AMD's ion-implanted micro-oxide (IMOXTM) technology.

BLOCK DIAGRAM




IMOX is a tredemark of Advanced Micro Devices, Inc.

CONNECTION DIAGRAM Top View

OFF OF STORY OF STORY

D-48

L-52-1




CD004501


Note: Pin 1 is marked for orientation

LOGIC SYMBOL

CD004881




METALLIZATION AND PAD LAYOUT



DIE SIZE 0.163" x 0.197" Note: Pin numbers correspond to DIP package.

ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Device type Bipolar Microprocessor Slice Valid Combinations

DC, DCB, DMB
FMB
LC, LMB
XC, XM

Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

RELATED PRODUCTS

Part No.	Description
Am2902A	Carry Look-Ahead Generator
Am2904	Status and Shift Control Unit
Am2910A	Microprogram Controller
Am2914	Vectored Priority Interrupt Controller
Am2917A	Bus Transceiver
Am2918	Pipeline Register
Am2920	Octal Register
Am2922	Condition Code MUX
Am2925	System Clock Generator
Am2940	DMA Address Generator
Am2952	Bidirectional I/O Port
Am29707	Two-Port RAM
Am27S35	Registered PROM

PIN DESCRIPTION Pin No. Name 1/0 Description Four RAM address inputs which contain the address of the RAM word appearing at the RAM A output port. A₀₋₃ Four RAM address inputs which contain the address of the RAM word appearing at the RAM B output port and into which new data is written when the WE input and the CP input are LOW. B₀₋₃ The RAM write enable input. If WE is LOW, data at the Y I/O port is written into the RAM when the CP input is 37 WE LOW. When WE is HIGH, writing data into the RAM is inhibited. 1/0 DA₀₋₃ A four-bit external data input which can be selected as one of the ALU operand sources; DAO is the least significant bit. On the AM29203, the DA path is bidirectional, operating as either an ALU source operand or as an external output for the RAM A-port. FA A control input which, when HIGH selects DA_{Q-3} as the ALU R operand, and, when LOW, selects RAM output A as 2 the ALU R operand and the DA₀₋₃ output data DB₀₋₃ 1/0 A four-bit external data input/output Under control of the OEB input, RAM output port B can be directly read on these lines, or input data on these lines can be selected as the ALU S operand. OFB A control input which, when LOW, enables RAM output B onto the DB₀₋₃ lines and, when HIGH, disables the RAM output B tri-state buffers. The carry-in input to the AM29203 ALU. 10 Cn 1 lo-8 1 The nine instruction inputs used to select the Am29203 operation to be performed. ĒΝ 38 The instruction enable input which, when LOW, allows the Q Register and the Sign Compare flip-flop to be written. When EN is HIGH, the C Register and Sign Compare flip-flop are in the hold mode. On the Am29203, WRITE is not affected by EN, but internally disables the RAM write enable. Cn + 4 0 This output generally indicates the carry-out of the Am29203 ALU. Refer to Table 5 for an exact definition of this 11 A multi-purpose pin which indicates the carry generate, $\overline{\mathbf{G}}$, function at the least significant and intermediate slices, and generally indicates the sign, \mathbf{N} , of the ALU result at the most significant slice. Refer to Table 5 for an exact 14 ₹/N 0 definition of this pin. P/OVR 12 A multi-purpose pin which indicates the carry propagate, P, function at the least significant and intermediate slices. and indicates the conventional two's complement overflow, OVR, signal at the most significant slice. Refer to Table 5 for an exact definition of this pin. 22 Z 1/0 An open-collector input/output pin which, when HIGH, generally indicates the outputs are all LOW. For some Special Functions, Z is used as an input pin. Refer to Table 5 for an exact definition of this pin. SIO₀ 1/0 Bidirectional serial shift inputs/outputs for the ALU shifter. During a shift-up operation, SIO₀ is an input and SIO₃ an output. During a shift-down operation, SIO₃ is an input and SIO₀ is an output. Refer to Tables 3 and 4 for an 20, 21 exact definition of these pins. Bidirectional serial shift inputs/outputs for the Q shifter which operate like SIO₀ and SIO₃. Refer to Tables 3 and 4 1.48 QIO₀ for an exact definition of these pins. I SS An input pin which, when tied LOW, programs the chip to act as the least significant slice (LSS) of an Am29203 array and enables the WRITE output onto the WRITE/MSS pin. When LSS is tied HIGH, the chip is programmed to 20 operate as either an intermediate or most significant slice and the WRITE output buffer is disabled. When LSS is tied LOW, the WRITE output signal appears at this pin; the WRITE signal is LOW when an instruction which writes data into the RAM is being executed. When LSS is tied HIGH, WRITE/MSS is an input pin; tying it WRITE/ 1/0 40 HIGH programs the chip to operate as an intermediate slice (IS) and tying it LOW programs the chip to operate as the most significant slice (MSS). Four data inputs/outputs of the Am29203. Under control of the OEY input, the ALU shifter output data can be Y₀₋₃ I/O enabled onto these lines, or these lines can be used as data inputs when external data is written directly into the DAM A control input which, when LOW, enables the ALU shifter output data onto the Y0.3 lines and, when HIGH, 15 OFY disables the Yo-3 three-state output buffers. The clock input to the Am2e203. The Q register and Sign Compare flip-flop are clocked on the LOW-to-HIGH transition of the CP signal. When enabled by WE, data is written in the RAM when CP is LOW. CP 43

ARCHITECTURE OF THE Am29203

The Am29203 is a high-performance, cascadable, four-bit bipolar microprocessor slice designed for use in CPUs, peripheral controllers, microprogrammable machines, and numerous other applications. The microinstruction flexibility of the Am29203 allows the efficient emulation of almost any digital computing machine. The nine-bit microinstruction selects the ALU sources, function and destination. The Am29203 is cascadable with full lookahead or ripple carry, has three-state outputs, and provides various ALU status flag outputs. Advanced Low-Power Schottky processing is used to fabricate this 48-pin LSI circuit.

All data paths within the device are four bits wide. As shown in the block diagram, the device consists of a 16-word by 4-bit, two-port RAM with latches on both output ports, a high-performance ALU and shifter, a multi-purpose Q Register with shifter input, and a nine-bit instruction decoder.

Two-Port RAM

Any two RAM words addressed at the A and B address ports can be read simultaneously at the respective RAM A and B output ports. Identical data appear at the two output ports when the same address is applied to both address ports. The latches at the RAM output ports are transparent when the clock input, CP, is HIGH and they hold the RAM output data when CP is LOW. Under control of the $\overline{\text{OEB}}$ three-state output enable, RAM data can be read directly at the Am2903 DB I/O port. On the Am29203, $\overline{\text{EA}}$ provides the same feature at the DA port.

External data at the Am29203 Y I/O port can be written directly into the RAM, or ALU shifter output data can be enabled onto to Y I/O port and entered into the RAM. Data is written into the RAM at the B address when the write enable input, \overline{WE} , is LOW and the clock input, CP, is LOW.

Arithmetic Logic Unit

The Am29203 high-performance ALU can perform seven arithmetic and nine logic operations on two 4-bit operands. Multiplexers at the ALU inputs provide the capability to select various pairs of ALU source operands. The EA input selects either the DA external data input or RAM output port A for use as one ALU operand and the OEB and I₀ inputs select RAM output port B, DB external data input, or the Q register content for use as the second ALU operand. Also, during some ALU operations, zeroes are forced at the ALU operand inputs. Thus, the Am29203 ALU can operate on data from two external sources, from an internal and external source, or from two internal sources. Table 1 shows all possible pairs of ALU source operands as a function of the EA, OEB, and I₀ inputs.

TABLE 1. ALU OPERAND SOURCES

ĒĀ	10	OEB	ALU Operand R	ALU Operand S
L	L	L	RAM Output A	Ram Output B
L	L	H	RAM Output A	DB ₀₋₃
L	н	X	RAM Output A	Q Řegister
H	L	L	DA ₀₋₃	Ram Output B
H	L	H	DA ₀₋₃	DB ₀₋₃
H	Н	X	DA ₀₋₃ DA ₀₋₃ DA ₀₋₃	DB ₀₋₃ Q Register

L = LOW H = HIGH

X = Don't Care

TABLE 2. Am29203 ALU FUNCTIONS

14	lз	12	11	Ь	ALU Functions
L	L	L	۲	г	Special Functions
L	L	L	٦	I	Fi - HIGH
L	L	L	H	x	F = S Minus R Minus 1 Plus Cn
L	L	н	L	х	F = R Minus S Minus 1 Plus Cn
L	٦	Η	н	х	F = R Plus S Plus C _n
L	Ξ	٦	٦	Х	F = S Plus C _n
L	Ι	L	I	Х	F = 통 Plus C _n
L	Ħ	Н	L	L	Reserved Special Functions
L	н	Н	L	Н	F = R Plus C _n
L	Н	Н	Н	L	Reserved Special Functions
L	н	Н	н	Н	F = R Plus C _n
н	L	L	L	L	Special Functions
Н	L	L	L	Н	Fi = LOW
Н	L	L	н	Х	Fi = Ri AND Si
н	L	Н	L	Х	Fi = Ri EXCLUSIVE NOR Si
Н	L	Н	Н	Х	Fi = Ri EXCLUSIVE OR Si
H	н	L	L	х	Fi = Ri AND Si
Н	Н	L	н	×	Fi = Ri NOR Si
H	Н	Н	L	x	Fi = Ri NAND Si
Н	Н	Н	н	×	F _i = R _i OR S _i
_		014/			

L = LOW H = HIGH

i = 0 to 3

X = LOW or HIGH

When instruction bits I₄, I₃, I₂, I₁, and I₀ are LOW, the Am29203 executes special functions. Table 4 defines these special functions and the operation which the ALU performs for each. When the Am29203 executes instructions other than the 16 special functions, the ALU operation is determined by

instruction bits I_4 , I_3 , I_2 , and I_1 . Table 2 defines the ALU operation as a function of these four instruction bits.

Am29203s may be cascaded in either a ripple carry or lookahead carry fashion. When a number of Am29203s are cascaded, each slice must be programmed to be a most significant slice (MSS), intermediate slice (IS), or least significant slice (LSS) of the array. The carry generate, G, and carry propagate, P, signals required for a lookahead carry scheme are generated by the Am29203 and are available as outputs of the least significant and intermediate slices.

The Am29203 also generates a carry-out signal, Cn + 4, which is generally available as an output of each slice. Both the carry-in, Cn, and carry-out, Cn + 4, signals are active HIGH. The ALU generates two other status outputs. These are negative, N. and overflow, OVR. The N output is generally the most significant (sign) bit of the ALU output and can be used to determine positive or negative results. The OVR output indicates that the arithmetic operation being performed exceeds the available two's complement number range. The N and OVR signals are available as outputs of the most significant slice. Thus, the multipurpose G/N and P/OVR outputs Indicate G and P at the least significant and intermediate slices, and sign and overflow at the most significant slice. To some extent, the meaning of the C_{n+4} , \overline{P}/OVR , and \overline{G}/N signals vary with the ALU function being performed. Refer to Table 5 for an exact definition of these four signals as a function of the Am29203 instruction.

ALU Shifter

Under instruction control, the ALU shifter passes the ALU output (F) non-shifted, shifts it up one bit position (2F), or shifts it down one bit position (F/2). Both arithmetic and logical shift operations are possible. An arithmetic shift operation shifts data around the most significant (sign) bit position of the most significant slice, and a logical shift operation shifts data through this bit position (see Figure A). SIO₀ and SIO₃ are bidirectional serial shift inputs/outputs. During a shift-up operation, SIO₀ is generally a serial shift input and SIO₃ a serial shift input and SIO₃ is generally a serial shift input and SIO₃ a serial shift input and SIO₉ a serial shift output.

To some extent, the meaning of the SIO_0 and SIO_3 signals is instruction dependent. Refer to Tables 3 and 4 for an exact definition of these pins.

The ALU shifter also provides the capability to sign extend at slice boundaries. Under instruction control, the SIO_0 (sign) input can be extended through Y_0 , Y_1 , Y_2 , Y_3 and propagated to the SIO_3 output.

A cascadable, five-bit parity generator/checker is designed into the Am29203 ALU shifter and provides ALU error detection capability. Parity for the F₀, F₁, F₂, F₃ ALU outputs and SIO₃ input is generated and, under instruction control, is made available at the SIO₀ output. Refer to the Am29203 applications section for a more detailed description of the Am29203 sign extension and parity generation/checking capability.

The instruction inputs determine the ALU shifter operation. Table 4 defines the special functions and the operation the ALU shifter performs for each. When the Am29203 executes instructions other than the special functions, the ALU shifter operation is determined by instruction bits I₈, I₇, I₆, I₅. Table 3 defines the ALU shifter operation as a function of these four hits

Q Register

The Q Register is an auxiliary four-bit register which is clocked on the LOW-to-HIGH transition of the CP input. It is intended primarily for use in multiplication and division operations; however, it can also be used as an accumulator or holding register for some applications. The ALU output, F, can be loaded into the Q Register and/or the Q Register can be selected as the source for the ALU S operand. The shifter at the input to the Q Register provides the capability to shift the Q Register contents up one bit position (2Q) or down one bit position (Q/2). Only logical shifts are performed. QIO₀ and QIO₃ are bidirectional shift serial inputs/outputs. During a Q Register shift-up operation, QIOo is a serial shift input and QIO3 is a serial shift output. During a shift-down operation, QIO3 is a serial shift input and QIO0 is a serial shift output.

Double-length arithmetic and logical shifting capability is provided by the Am29203. The double-length shift is performed by connecting QIO3 of the most significant slice to SIOn of the least significant slice, and executing an instruction which shifts both the ALU output and the Q register.

The Q register and shifter are controlled by the instruction inputs. Table 4 defines the Am29203 special functions and the operations which the Q register and shifter perform for each. When the Am29203 executes instructions other than the special functions, the Q register and shifter operation is controlled by instruction bits I8, I7, I6, I5. Table 3 defines the Q register and shifter operation as a function of these four bits.

Figure A. Am29203 Arithmetic Shift Path



Am29203 Logical Shift Path



DF000790

TABLE 3. ALU DESTINATION CONTROL FOR ID OR ID OR

						\$10	3	Ya		Y ₂								
ia	17	l ₆	15	Hex Code	ALU Shifter Function	Most Sig. Slice	Other Slices	Most Sig. Slice	Other Slices	Most Sig. Slice	Other Slices	Y ₁	Yo	SIO ₀	WRITE	Q Reg & Shifter Function	QIO3	Q10 ₀
ī	L	L	L	0	Arith. F/2 → Y	Input	Input	F3	SIO ₃	SIO ₃	F ₃	F ₂	F ₁	F ₀	L	Hold _	Hi-Z	Hi-Z
L	L	L	Н	1	Log. F/2→Y	Input	input	SIO ₃	SiO ₃	F ₃	F3	F ₂	۴ı	Fo		Hold	Hi-Z	Hi-Z
L	L	Н	L	2	Arith. F/2 → Y	Input	Input	F ₃	SIO ₃	SIO ₃	Fз	F ₂	F	Fo	L	Log. Q/2 → Q	input	ô
L	L	Н	Н	3	Log. F/2→Y	Input	Input	SIO ₃	SIO ₃	F3	F ₃	F ₂	F	ŧ0	L	Log. Q/2 → Q	Input	Go
L	н	L	L	4	F→Y	Input	Input	F ₃	F3	F ₂	F ₂	F ₁	Fo	Parity	L	Hold	Hi-Z	Hi-Z
L	Н	L	Н	5	F→Y	Input	Input	F ₃	۳	F ₂	F ₂	F ₁	Fo	Parity	Н	Log. Q/2 → Q	Input	Q ₀
┖	Н	Н	L	6	F→Y	Input	Input	F ₃	F3	F ₂	F ₂	Fı	Fo	Parity	Н	FQ_	Hi-Z	Hi-Z
L_	Н	н	Н	7	F→Y	Input	Input	F ₃	F3	F ₂	F ₂	F ₁	Fo	Parity	L	F⊸Q	Hi-Z	Hi-Z
Н	L	L	L	8	Arith. 2F → Y	F ₂	F ₃	F ₃	F2	F ₁	Fı	F ₀	SIO ₀	Input	L	Hold	Hi-Z	H⊩Z
H	L	L	Н	9	Log. 2F → Y	F ₃	F3	F ₂	F ₂	F ₁	F۲	Fo	SIO ₀	Input	L	Hold	Hı-Z	Hi-Z
Н	L	Н	L	Α	Arith. 2F → Y	F ₂	F ₃	F ₃	F ₂	F ₁	F ₁	F ₀	SIO ₀	Input	Ł	Log. 2Q → Q	Q ₃	Input
Н	L	н	н	В	Log. 2F → Y	F3	F ₃	F ₂	F ₂	F ₁	F₃	F ₀	SIO ₀	Input	Ĺ	Log. 2Q → Q	Qз	Input
Н	Н	L	L	С	F⊸Y	F3	F ₃	F ₃	F3	F ₂	F ₂	F ₁	Fo	Hi-Z	Н	Hold	Hı-Z	Hi-Z
Н	Н	L	н	D	F_Y	F ₃	F ₃	F ₃	F ₃	F ₂	F ₂	Fţ	Fo	Hi-Z	Н	Log. 2Q → Q	Qз	Input
н	н	н	L	E	SIO ₀ → Y ₀ , Y ₁ , Y ₂ , Y ₃	SIO ₀	SIO ₀	SIO ₀	SIO ₀	SIO ₀	SIO ₀	SIO ₀	SIO ₀	Input	L	Hold	Hi-Z	Hi-Z
Н	Н	Н	н	F	FY	F3	Fз	F ₃	Fa	F ₂	F ₂	Fi	Fo	Hi-Z	L	Hold	Hi-Z	H⊬Z

Parity = $F_3 \ \nabla \ F_2 \ \nabla \ F_1 \ \nabla \ F_0 \ SIO_3$ ∇ = Exclusive OR

L = LOW

H = HIGH

Hi-Z = High Impedance

TABLE 4. SPECIAL FUNCTONS (Note 7)

				_		810	3						
(Hex) 8 7 6 5	l4	(Hex) 3 2 1 0	Special Function	ALU Function	ALU Shifter Function	Most Sig/ Slice	Other Slices	SiO ₀	Q Re Shir Fund	fter	⊘ 10₃	Q10 ₀	WRITE
0	L	0	Unsigned Multiply	F=S+Cn if Z=L F=R+S+Cn if Z=H	Log F/2 → Y (Note 1)	Z	Input	F ₀	Log Q/ 2 - Q	inp	ut	Οo	L
1	L	0	BCD to Binary Conversion	(Note 4)	Log F/2 → Y	input	Input	Fo	Log Q/ 2 → Q	Inc	rut	C _O	L
1	н	0	Multiprecision BCD to Binary	(Note 4)	Log F/2 → Y	Input	Input	Fo	HOLD	2	!	Q ₀	Ĺ
2	L	0	Two's Complement Multiply	F = S + C _n if Z = L F = R + S + C _n if Z = H	Log F/2 - Y (Note 2)	Z	Input	F ₀	Log Q/ 2 - Q	lor	ut	Q ₀	L
3	· L	0	Decrement by One or Two	F = S - 2 + C _n	F Y	Z	Z	Parity	Hold	2	!	Z	L
4	L	0	Increment by One or Two	F = S + 1 + C _n	F - Y	Input	Input	Parity	Hold	2	!	Z	L
5	L	0	Sign/Magnitude Two's Complement	F = S + C _n if Z = L F = S + C _n if Z = H	F Y (Note 3)	Input	Input	Parity	Hold	2	:	Z	L
6	L	0	Two's Complement Multiply, Last Cycle	F=S+ C _n if Z=L F=S-R-1+C _n if Z=H	i_og F/2 - Y (Note 2)	2	Input	F ₀	Log Q/ 2 - O	Inp	ut	O ₀	L
7	L	0	BCD Divide by Two	(Note 4)	FY	Z	Z	Parity	Hold	2		Z	L
8	L	0	Single Length Normalize	F = S + C _{II}	F Y	F ₃	F ₃	Z	Log 2Q	a	3	Input	L
9	L	0	Binary to BCD Conversion	(Note 5)	Log 2F - Y	F3	F ₃	Input	Log 20	o	3	Input	L
9	н	0	Multiprecision Binary to BCD	(Note 5)	Log 2F - Y	F ₃	F ₃	Input	Hold	2		Input	L
A	L	0	Double Length Normalize and First Divide Op	F = S + C _n	Log 2F → Y	R ₃ ∇ F ₃	F3	Input	Log 20 - 0	a	3	Input	L
В	L	0	BCD Add	F = R + S + C _n BCD (Note 8)	F → Y	0	0	Z	Hold	2	1	Z	L
С	-	0	Two's Complement Divide	F = S + A + Cn H Z = L F = S - R - 1 + Cn H Z = H	Log 2F Y	R ₃ ∇ F	Fg	Input	Log 20 - 0	a	3	Input	L
D	L	0	BCD Subtract	F → R ~ S - 1 + C _n BCD (Note 6)	F→Y	0	٥	z	Hold	2	!	Z	L
Æ	L	0	Two's Complement Divide Correction and Remainder	F=S+R+Cn if Z=L F=S-R-1+Cn if Z=H	F Y	F ₃	F ₃	Z	Log 2Q - Q	٥	3	Input	L
F	L	0	BCD Subtract	F=S-R-1+Cn BCD (Note 6)	F - Y	0	0	Z	Hold	7	!	Z	Ĺ

- Notes: 1. At the most significant slice only, the C_{n+4} signal is internally gated to the Y₃ output.

 2. At the most significant slice only, F₃ ♥ OVR is internally gated to the Y₃ output.

 3. At the most significant slice only, S₃ ♥ F₃ is generated at the Y₃ output.


 4. On each slice, F = S if magnitude of S₀₋₃ is less than 8 and F = S minus 3 if magnitude of S₀₋₃ is 8 or greater.

 5. On each slice, F = S if magnitude of S₀₋₃ is less than 5 and F = S plus 3 if magnitude of S₀₋₃ is 5 or greater. Addition is module

 - Additions and subtractions are BCD adds and subtracts. Results are undefined if R or S are not in valid BCD format.
 The Q Register cannot be used explicitly as an operand for any Special Functions. It is defined implicitly within the functions.

 - L = LOW H = HIGH X = Don't Care

Figure B. Sign Compare Flip-Flop



DF000760

The sign compare signal appears at the Z output of the most significant slice during special functions C, D and E. F. Refer to Table 5.

Output Buffers

The DB, DA, and Y ports are bidirectional I/O ports driven by three-state output buffers with external output enable controls.

The Y output buffers are enabled when the \overline{OEY} input is LOW and are in the high impedance state when \overline{OEY} is HIGH. The DB output buffers are enabled when the \overline{OEB} input is LOW and the DA buffers are enabled when \overline{EA} is LOW.

The zero, Z, pin is an open collector input/output that can be wire-OR'ed between slices. As an output it can be used as a zero detect status flag and generally indicates that the Y_{0-3} pins are all LOW. To some extent the meaning of this signal varies with the instruction being performed. Refer to Table 5 for an exact definition of this signal as a function of the Am29203 instructions. On the Am29203, the Z pin will be HIGH if $\overline{\text{OEY}}$ is HIGH, allowing zero detection on less than the full word.

Instruction Decoder

The Instruction Decoder generates required internal control signals as a function of the nine Instruction inputs, I₀₋₈; the Instruction Enable input, IEN; the LSS input; and the WRITE/MSS input/output.

The WRITE output is LOW when an instruction which writes data into the RAM is being executed. Refer to Tables 3 and 4 for a definition of the WRITE output as a function of the Am29203 instruction inputs.

On the Am29203, when IEN is HIGH, the Q register and Sign Compare Flip-Flop contents are preserved. When IEN is LOW, the Q register and Sign Compare Flip-Flop can be written according to the Am29203 instruction. The Sign Compare Flip-Flop is an on-chip flip-flop which is used during an Am29203 divide operation (see Figure B). On the Am29203, IEN controls internal writing, but does not affect WRITE. The IEN signal can then be controlled separately at each chip to facilitate byte operations.

Programming the Am29203 Slice Position

Tying the LSS input LOW programs the slice to operate as a least significant slice (LSS) and enables the WRITE output signal onto the WRITE/MSS bidirectional I/O pin. When LSS is tied HIGH, the WRITE/MSS pin becomes an input pin; tying the WRITE/MSS pin HIGH programs the slice to operate as an intermediate slice (IS) and tying it LOW programs the slice to operate as a most significant slice (MSS). The W/MSS pin must be tied HIGH through a resistor. W/MSS and LSS should not be connected together.

Am29203 SPECIAL FUNCTIONS

The Am29203 provides 16 Special Functions which facilitate the implementation of the following operations:

- Single- and Double-Length Normalization
- Two's Complement Division
- Unsigned and Two's Complement Multiplication
- Conversion Between Two's Complement and Sign/Magnitude Representation
- Incrementation and Decrementation by One or Two
- BCD add, subtract, and divide by two.
- Single-and double-precision BCD to Binary and Binary to BCD conversion.

Table 4 defines these Special Functions.

The Single-Length and Double-Length Normalization functions can be used to adjust a single-precision or double-precision floating point number in order to bring its mantissa within a specified range.

Three Special Functions which can be used to perform a two's complement, non-restoring divide operation are provided by the Am29203. These functions provide both single- and double-precision divide operations and can be performed in "n" clock cycles, where "n" is the number of bits in the quotient.

The Unsigned Multiply Special Function and the two Two's Complement Multiply Special Functions can be used to multiply two n-bit, unsigned or two's complement numbers, respectively, in n clock cycles. These functions utilize the conditional add and shift algorithm. During the last cycle of the two's complement multiplication, a conditional subtraction, rather than addition, is performed because the sign bit of the multiplier carries negative weight.

The Sign/Magnitude-Two's Complement Special Function can be used to convert number representation systems. A number expressed in Sign/Magnitude representation can be converted to the Two's Complement representation, and vice-versa, in one clock cycle.

The Increment by One or Two Special Function can be used to increment an unsigned or two's complement number by one or two. This is useful in 16-bit word, byte-addressable machines, where the word addresses are multiples of two.

The BCD arithmetic special functions can be used to add or subtract two BCD numbers and generate a valid BCD result in one microcycle. In addition a BCD divide by two adjust instruction can be used to obtain a valid BCD representation after shifting a number down by one bit.

The BCD/Binary conversion special function instructions facilitate single- and double-precision algorithms to convert from BCD to Binary and from Binary to BCD.

Refer to Am29203 applications section for a more detailed description of these Special Functions.

						F/OVR		₫/N			X (OEY = L)	
(Hex) Isi7isi5	(Hex) 4 3 2 1	ь	Gi (i = 0 to 3)	P((I = 0 to 3)	Cn+4	Most Sig. Slice	Other Slices	Most Sig. Slice	Other Silces	Most Sig. Slice	intermediate Stice	Least Sig. Slice
Х	0	Н	0	1	0	0	0	F ₃	Ğ	Yo Y1 Y2 Y3	70 Y1 Y2 Y3	$\overline{Y_0}$ $\overline{Y_1}$ $\overline{Y_2}$ $\overline{Y_3}$
х	1	Х	R̄ _i ∧ S _i	R _i v S _i	G v PCn	Cn + 3 7 Cn + 4	Þ	F ₃	Ğ	YO Y1 Y2 Y3	₹ ₀ ₹ ₁ ₹ ₂ ₹ ₃	70 Y1 Y2 Y3
Х	2	χ	R _i ^ S _i	R _i v S _i	G v PCn	Cn + 3 V Cn + 4	Þ	F ₃	Ğ	Y0 Y1 Y2 Y3	Y0 Y1 Y2 Y3	Yo Y1 Y2 Y3
Х	3	χ	R _i ^ S _i	Ri v Si	G v PCn	Cn + 3 7 Cn + 4	P	F ₃	Ğ	70 Y1 Y2 Y3	V0 V1 V2 V3	Yo Y1 Y2 Y3
Х	4	X	0	Si	G v PCn	C _{n+3} ∇ C _{n+4}	P	F ₃	Ğ	Yo Y1 Y2 Y3	₹ ₀ ₹ ₁ ₹ ₂ ₹ ₃	Yo Y1 Y2 Y3
Х	5	X	0	₹,	G v PCn	C _{n+3} ∇ C _{n+4}	P	F3	G	Yo Y1 Y2 Y3	Y0 Y1 Y2 Y3	₹ 0 ₹ 1 ₹2 ₹3
х	6	Х	0	Ri	G v PCn	Cn + 3 V Cn + 4	P	F ₃	G	Y0 Y1 Y2 Y3	Y0 Y1 Y2 Y3	₹ ₀ ₹ ₁ ₹ ₂ ₹ ₃
Х	7	X	0	R _i	G v PCn	Cn + 3 ♥ Cn + 4	P	F ₃	Ğ	V0 V1 V2 V3	Yo Y1 Y2 Y3	Y0 Y1 Y2 Y3
Х	8	X	0	1	0	0	0	F ₃	Ğ	Yo Y1 Y2 Y3	$\overline{Y_0}$ $\overline{Y_1}$ $\overline{Y_2}$ $\overline{Y_3}$	$\overline{Y_0}$ $\overline{Y_1}$ $\overline{Y_2}$ $\overline{Y_3}$
X	9	X	R _i ^ S _i	1	0	0	0	F ₃	Ğ	Y0 Y1 Y2 Y3	Y0 Y1 Y2 Y3	₹ ₀ ₹ ₁ ₹ ₂ ₹ ₃
×	A	X	R _i ^ S _i	R _i v S _i	0	0	0	F ₃	Ğ	Yo Y1 Y2 Y3	Y0 Y1 Y2 Y3	70 Y1 Y2 Y3
Х	В	Х	R _i ∧ S _i	Fi, v Si	0	0	0	F3	Ğ	Vo V1 V2 V3	Y0 Y1 Y2 Y3	Vo Y1 V2 V3
Х	С	X	R _i ^ S _i	1	0	0	0	F3	Ğ	Y0 Y1 Y2 Y3	$\overline{Y_0}$ $\overline{Y_1}$ $\overline{Y_2}$ $\overline{Y_3}$	₹ ₀ ₹ ₁ ₹ ₂ ₹ ₃
Х	D	X	R _i ^ S _i	1	0	0	0	F ₃	G	Y0 Y1 Y2 Y3	$\overline{Y_0}$ $\overline{Y_1}$ $\overline{Y_2}$ $\overline{Y_3}$	Y0 Y1 Y2 Y3
Х	E	Х	R _i ^ S _i	1	0	0	0	F ₃	Ğ	Y0 Y1 Y2 Y3	Y0 Y1 Y2 Y3	$\overrightarrow{V_0}$ $\overrightarrow{V_1}$ $\overrightarrow{V_2}$ $\overrightarrow{V_3}$
Х	F	Х	R _i ^ S _i	1	0	0	0	F ₃	G	Y0 Y1 Y2 Y3	70 Y1 Y2 Y3	Y0 Y1 Y2 Y3
0	0	L	0 if Z≖L R _i ∧ S _i if Z=H	S _I if Z ≈ L R _I ∨ S _I if Z = H	G v PCn	C _{n+3} ∇ C _{n+4}	Þ	F ₃	Ğ	Input	Input	Q ₀
1	0	L	0	Si	G v PCn	Cn + 3 V C + 4	Þ	F ₃	Ğ	Yo Y1 Y2 Y3	Y0 Y1 Y2 Y3	Yo Y1 Y2 Y3
1	8	L	0	Sj	0	0	0	F ₃	Ğ	Y0 Y1 Y2 Y3	Y0 Y1 Y2 Y3	$\overline{Y_0}$ $\overline{Y_1}$ $\overline{Y_2}$ $\overline{Y_3}$
2	0	L.	0 if Z=L R _i ^ S _i if Z = H	S _i if Z = L R _i v S _i if Z = H	G ∨ PCn	C _{n+3} ∇ C _{n+4}	F	F ₃	G	Input	Input	Ο ₀
3	0	L	(Note 6)	(Note 7)	G v PCn	Cn + 3 V CN + 4	₽	F ₃	Ğ	$\overline{Y_0}$ $\overline{Y_1}$ $\overline{Y_2}$ $\overline{Y_3}$	Y0 Y1 Y2 Y3	$\overline{Y_0}$ $\overline{Y_1}$ $\overline{Y_2}$ $\overline{Y_3}$
4	0	L	(Note 1)	(Note 2)	G v PCn	Cn + 3 7 CN + 4	P	F ₃	Ğ	$\overline{Y_0}$ $\overline{Y_1}$ $\overline{Y_2}$ $\overline{Y_3}$	Y0 Y1 Y2 Y3	$\overline{Y_0}$ $\overline{Y_1}$ $\overline{Y_2}$ $\overline{Y_3}$
5	0	L	0	S _i ifZ≈L S _i ifZ≈H	G v PCn	C _{n+3} ∇ C _{n+4}	ř	F ₃ if Z = L F ₃ ♥ S ₃ if Z = H	Ğ	\$3	Input	Input
6	0	L	0 of Z=L R₁^ S₁if Z=H	SjilZ≠L RjvSjilf Z=H	G v PCn	C _{n+3} ♥ C _{n+4}	P	F ₃	Ğ	Input	input	Q ₀
7	0	٦	0	Si	G v PCn	Cn + 3 7 Cn + 4	₱	F ₃	Ğ	Y0 Y1 Y2 Y3	Yo Y1 Y2 Y3	$\overline{Y_0}$ $\overline{Y_1}$ $\overline{Y_2}$ $\overline{Y_3}$
8	0	Ļ	0	Sį	(Nate 3)	Q ₂ ♥ Q ₁	P	Q ₃	Ğ	Q0 Q1 Q2 Q3		
9	0	Ļ	0	Si	G v PCn	Cn + 3 ♥ Cn + 4	P	F3	Ğ	$\overline{Q_0}$ $\overline{Q_1}$ $\overline{Q_2}$ $\overline{Q_3}$		
9	8	L	0	S _i _	0	0	0	F ₃	G	00 01 02 03		00 01 02 03
Α	0	L	0	_S _i _	(Note 4)	F ₂ $\%$ F ₁	P	F3	Ğ	(Note 5)	(Note 5)	(Note 5)
В	0	L	R _i ^ S _i	$R_i \vee S_i$	G v PCn	(Note 8)	(Note 8)	(Note 9)	(Note 9)	$\overline{Y_0}$ $\overline{Y_1}$ $\overline{Y_2}$ $\overline{Y_3}$	₹0 ₹1 ₹2 ₹3	$\overrightarrow{Y_0}$ $\overrightarrow{Y_1}$ $\overrightarrow{Y_2}$ $\overrightarrow{Y_3}$
С	0	L	Rj^SiftZ=L Rj^SiftZ=H	Riv Siif Z=L Riv Siif Z=H	G ∨ PC _n	C _{n+3} ♥ C _{n+4}	F	F ₃	Ğ	Sign Compare FF Output	Input	Input
D	0	L	R _i ^ S _i	R _i ∨ Ši	G v PCn	Cn + 3 7 Cn + 4	P	F ₃	Ğ	Y0 Y1 Y2 Y3	$\overline{Y_0}$ $\overline{Y_1}$ $\overline{Y_2}$ $\overline{Y_3}$	$\overline{Y_0}$ $\overline{Y_1}$ $\overline{Y_2}$ $\overline{Y_3}$
E	0	L	P _i ∧ S _i if Z = L R _i ∧ S _i if Z = H	Riv Sinf Z=L Riv Sinf Z=H	G v PCn	C _{n+3} ∇ C _{n+4}	P	F ₃	Ğ	Sign Compare FF Output	Input	Input
F	0	L	Āī, ∧ S _i	Řį∨S;	G v PCn	Cn + 3 7 Cn + 4	₱	F ₃	Ğ	$\overline{Y_0}$ $\overline{Y_1}$ $\overline{Y_2}$ $\overline{Y_3}$	Y0 Y1 Y2 Y3	$\overline{Y_0}$ $\overline{Y_1}$ $\overline{Y_2}$ $\overline{Y_3}$

Notes: 1. If LSS is LOW, $G_0 = S_0$ and $G_{1, \ 2, \ 3} = 0$. If LSS is HIGH, $G_{0, \ 1, \ 2, \ 3} = 0$. 2. If LSS is LOW, $P_0 = 1$ and $P_{1, \ 2, \ 3} = S_{1, \ 2, \ 3}$. If LSS is HIGH, $P_i = S_i$ 3. At the most significant slice, $C_{n+4} = Q_3 \ \nabla \ Q_2$. At other slices, $C_{n+4} = G \ V \ PC_{n-4}$. At the most significant slice, $C_{n+4} = F_3 \ \nabla \ F_2$. At other slices, $C_{n+4} = G \ V \ PC_{n-5}$. $E_1 = C_1 \ C_2 \ C_3 = C_1 \ C_1 \ C_2 = C_1 \ C_1 \ C_2 = C_1 \ C_1 \ C_2 = C_2 \ C_2 = C_1 \ C_2 = C_1 \ C_2 = C_2 \ C_2 =$

9. On all slices $\overline{G} = \overline{G}_3$ $(\overline{G}_0 + \overline{G}_1 + \overline{P}_2)$ $(\overline{G}_0 + \overline{G}_1)$ $(\overline{P}_1 + \overline{G}_2)$ $(\overline{P}_3 + \overline{P}_1 \cdot \overline{P}_2 \cdot \overline{G}_0)$.

$$\label{eq:lower_loss} \begin{split} L &= LOW = 0 \\ H &= HIGH = 1 \\ V &= OR \\ & \sim AND \\ \hline V &= EXCLUSIVE \ OR \\ P &= P_3P_2P_1P_0 \\ G &= G_3 \ V \ G_2P_3 \ G_1P_2P_3 \ V \ G_0P_1P_2P_3 \\ C_{n+3} &= G_2 \ V \ G_1P_2 \ V \ G_0P_1P_2 \\ V \ C_nP_0P_1 \ P_2 \end{split}$$

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Ambient Temperature Under Bias55°C to +125°C
Supply Voltage to Ground Potential
Continuous0.5V to +7.0V
DC Voltage Applied to Outputs For
High Output State0.5V to +V _{CC} max
DC Input Voltage0.5V to +5.5V
DC Output Current, Into Outputs 30mA
DC Input Current30mA to +5.0mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage	+ 4.75V to + 5.25V
Military (M) Devices	
Temperature	55°C to +125°C
Supply Voltage	+ 4.5V to + 5.5V
Operating ranges define those limits	s over which the function-
ality of the device is guaranteed.	

DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Test	Conditio	ons (Note 1)	Min	Typ (Note 2)	Max	Unite
				I _{OH} = -1.6mA Y ₀ -Y ₃ ,G/N	2.4			
Voн	Output HIGH Voltage	V _{CC} = MIN V _{IN} = V _{IH} or V _{IL}		I _{OH} = _ 800 µA DB _{0:3} ,P/OVR SIO ₀ ,SIO ₃ ,QIO ₀ ,QIO ₃ , WRITE, C ₀₊₄	2.4			Voits
ICEX	Output Leakage Current for Z Output (Note 4)	V _{CC} = MIN, V _{OH} V _{IN} = V _{IH} or V _{IL}	≖ 5.5V				250	μА
			Y ₀ ,Y ₁ ,Y ₂ Y ₃ ,Z	I _{OL} = 20mA(COM'L) I _{OL} = 16mA(MIL)			0.5	
		V _{CC} = MIN	DB ₀ ,DB ₁ , DB ₂ ,DB ₃	I _{OL} = 12mA(COM'L) I _{OL} = 8.0mA(MIL)			0.5	
V _{OL}	Output LOW Voltage	ACC = MINA	Ğ/N	IOL = 18mA			0.5	Volts
			P/OVR	IOL = 10mA			0.5]
			C _{n + 4} , WF SIO ₃ , QIO ₀ QIO ₃ , SIO ₀) lot = 8 0mA			0.5	
V _{IH}	Input HIGH Level	Guaranteed input voltage for all in			2.0		_	Volts
VIL	Input LOW Level	Guaranteed input voltage for all in					0.8	Volts
VI	Input Clamp Voltage	V _{CC} = MIN, I _{IN}	- 18mA				- 1.5	Volts
				,			- 3.6	
			۲	0,Y1,Y2,Y3			- 1.13	
		V _{CC} = MAX, V _{IN}	= 0.5V	0,1 ₁ ,1 ₂ ,1 ₃ ,1 ₄ 0A ₀ ,DA ₁ ,DA ₂ ,DA ₃			- 0.72	_{mA}
liL.	Input LOW Current	(Note 4)	lo	SIO ₀ ,SIO ₃ ,QIO ₀ ,MSS DIO ₃ ,DB ₀ ,DB ₁ , DB ₂ ,DB ₃			- 0.77	"'^
			7	All other inputs			- 0.36	1
				<u>`</u>			200	
			\[\bar{\gamma}\]	0,Y1,Y2,Y3			110	
			- a - 14	0-l4,DA0-DA3			40	1
lн	Input HIGH Current	V _{CC} = MAX, V _{IN} = 2.7V (Note 4)		SIO ₀ ,SIO ₃ ,MSS QIO ₃ ,DB ₀₋₃ , QIO ₀			90	Αμ
		ĺ	7	All other inputs			20	1

Parameters	Description	Te	Test Conditions (Note 1) VCC = MAX, VIN = 5.5V				Typ (Note 2)	Max	Units
l _l	Input HIGH Current	V _{CC} = MAX, V						1.0	mA
					V _O = 2.4V			110	
lozh	Off State	V _{CC} = MAX,	Y ₀ - Y ₃		$V_0 = 0.5V$			- 1130	μΑ
OZL	(HIGH Impedance) Output Current	(Note 4)	DB ₀₋₃ ,QIO ₀ ,QIO ₃ SIO ₀ ,SIO ₃ ,WRITE/ MSS		V _O = 2.4V			90	
					V _O ≠ 0.5V			- 770	
los	Output Short Circuit Current (Note 3)	V _{CC} = MAX + V _O = 0.5V	0.5V		•	- 30		- 85	mA
				TA = 0	to 70°C			350	
	Power Supply Current		COM'L	TA = 7	0°C			291	
lcc	(Note 5)	V _{CC} = MAX		TC = -	T _C = -55 to 125°C			395	mA
			MIL	T _C = 1	T _C = 125°C			258	


Notes:

- For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.
 Typical limits are at V_{CC}=5.0V, 25°C ambient and maximum loading.
 Not more than one output should be shorted at a time. Duration of the short

- circuit test should not exceed one second.

 4. Yo.3. DBo.3. SIO_{0.3}. QIO_{0.3}, and WRITE/MSS are three state outputs internally connected to TTL inputs. Z is an open-collector output internally connected to TTL input characteristics are measured under conditions such that the outputs are in the OFF state.
- 5. Worse case I_{CC} is at minimum temperature.
 6. Three input levels provide zero noise immunity and should only be static tested in a noise-free environment (not functionally tested).

Am29203 Burn-in and Life Test Circuit



All registers are 1/4 watt ±5%

This circuit conforms to MIL-STD-883, Methods 1005 and 1015, Condition D.

One Am9316 Can Drive Maximum of Five Am29203s.

TC001520

Notes on Testing

Incoming test procedures on this device should be carefully planned taking into account the high complexity and power levels of the part. The following notes may be useful:

- 1.Insure the part is adequately decoupled at the test head. Large changes in V_{CC} current when the device switches may cause erroneous function failures due to V_{CC} changes.
- 2.Do not leave inputs floating during any tests, as they may start to oscillate at high frequency.
- 3.Do not attempt to perform threshold tests at high speed. Following an input transition, ground current may change by as much as 400mA in 5-8ns. Inductance in the ground cable


- may allow the ground pin at the device to rise by 100s of millivolts momentarily.
- 4. Use extreme care in defining input levels for AC tests. Many inputs may be changed at once, so there will be significant noise at the device pins and they may not actually reach Vill or VIH until the noise has settled. AMD recommends using $V_{IL} \leq 0V$ and $V_{IH} \geq 3.0V$ for AC tests.
- 5. To simplify failure analysis, programs should be designed to perform DC, Function and AC tests as three distinct groups of tests.
- 6. To assist in testing AMD, offers complete documentation on our test procedures and, in most cases, can provide Fairchild Sentry programs, under license.


SWITCHING TEST CIRCUIT


A. THREE-STATE OUTPUTS

B. NORMAL OUTPUTS

C. OPEN-COLLECTOR **OUTPUTS**







$$R_2 = \frac{2.4V}{10H}$$

$$R_1 = \frac{5.0 - V_{BE} - V_{C}}{\frac{|O_L + V_{OL}|}{1 \times 1}}$$

$$R_1 = \frac{5.0 - V_{BE} - V_O}{\frac{I_{OL} + V_{OL}}{2}}$$

$$R_1 = \frac{5.0 - V_{OL}}{I_{OL}}$$

Notes: 1. CL = 50pF includes scope probe, wiring and stray capacitances without device in hand in test fixture.

- 2. S₁, S₂, S₃ are closed during function test and all AC tests except output enable tests.
- 3. S₁ and S₃ are closed while S₂ is open for tpZH test. S₁ and S₂ are closed while S₃ is open for tpzL test.
- 4. CL = 5.0pF for output disable tests.

TEST OUTPUT LOADS FOR Am29203

Pin#	Pin Label	Test Circuit	R ₁	R ₂
1	QIO ₀	Α	458	1K
11	Cn + 4	В	478	3K
12	P/OVR	В	383	3K
14	G/N	В	212	1.5K
16–19	Y ₀₋₃	A	241	1K
20	SIO ₀	A	458	1K
21	SIO ₃	Α	458	1K
22	Z	С	281	_
23-26	DB ₀₋₃	Α	458	1K
40	WRITE/MSS	Α	458	1K
48	QIO ₃	Α	458	1K

For additional information on testing, see section "Guidelines on Testing Am2900 Family Devices."

Am290203 GUARANTEED COMMERCIAL RANGE PERFORMACE

The Am290203 switching characteristics are a function of the power supply voltage, the temperature, and the operating

mode of the devices. The data has been condensed onto the tables below.

INDEX TO SWITCHING TABLES

Table	Data Type	Conditions	Applicable To
A	Clock and Write Pulse	4.75 to 5.25V, 0 to 70°C	All Functions
В	Enable/Disable Times	4.75 to 5.25V, 0 to 70°C	All Functions
С	Setup and Hold Times	4.75 to 5.25V, 0 to 70°C	All Functions
i-2	Combinational Delays	4.75 to 5.25V, 0 to 70°C	Standard and Increment/Decrement by 1 or 2
1-3	Combinational Delays	4.75 to 5.25V, 0 to 70°C	Multiply Instructions
l-4	Combinational Delays	4.75 to 5.25V, 0 to 70°C	Divide Instructions
l-5	Combinational Delays	4.75 to 5.25V, 0 to 70°C	BCD Instructions
1-6	Combinational Delays	4.75 to 5.25V, 0 to 70°C	Sign Magnitude to Two's Complement Conversion
1-7	Combinational Delays	4.75 to 5.25V, 0 to 70°C	Single Length Normalization

Am29203 Guaranteed Commercial Range Performance

The tables below specify the guaranteed performance of the Am29203 over the commercial operating range of 0 to + 70°C, with VCC from 4.75 to 5.25V. All data are in ns, with inputs switching between 0 and 3V at 1V/ns and measurements made at 1.5V. All outputs have maximum DC load.

TABLE A. CLOCK AND WRITE PULSE CHARACTERISTICS ALL FUNCTIONS

Minimum Clock LOW Time	30ns
Minimum Clock HIGH Time	30ns
Minimum Time CP and WE both LOW to Write	15ns

TABLE B. ENABLE/DISABLE TIMES ALL FUNCTIONS

From	То	Enable	Disable
OEY	Y	25	21
ÖEB	DB	25	21
ĒĀ	DA	25	21
lg	SIO	25	21
l _B	QIO	38	38
8765	QIO	38	38
l ₄₃₂₁₀	QIO	38	38
LSS	WR	25	21

Note: C_L = 5pF for output disable tests. Measurement is made to a 0.5V change on the output.

COMBINATIONAL PROPAGATION DELAYS $C_L = 50 pF$ 1-2 STANDARD AND INCREMENT/DECREMENT BY ONE OR TWO INSTRUCTIONS

		То												
From	Y	Cn + 4	G, P	z	N	OVR	DA, DB	WR	Q1O _{0, 3}	SIO ₀	SIO ₃	SIO ₀ Parity		
A, B Addr	67	55	52	74	64	71	30	-	-	44	62	84		
DA, DB	58	50	44	65	54	60	-	-	-	35	59	68		
Cn	30	18	_	35	26	26	-	-	-	21	27	40		
18-0	64	64	50	72	59	62	-	34	26	48	62	74		
СК	58	42	43	61	54	60	21	-	21	35	54	65		
MSS	33	-	41	40	36	44	-		-	40	40	44		
SIO _{0, 3}	23	_	-	29	-	_	-	_	-	_	29	19		

TABLE C. SET-UP AND HOLD TIMES ALL FUNCTIONS

		HIQH-	to-LOW	LOW-t	o-HIGH	
			Tp			
From	With Respect to	Set-up	Hold	Set-up	Hold	Comments
Y	CP	Don't Care	Don't Care	14	3	Store Y in RAM/Q
WE HIGH	CP	15	Ţŗ	wi	0	Prevent Writing
WE LOW	СР	Don't Care	Don't Care	15	0	Write into RAM
A, B Source	СР	20	3	Don't Care	Don't Care	Latch Data from RAM Out
B Destination	CP	6	Ţŗ	wi	3	Write Data into B Address
QIO _{0, 3}	СР	Don't Care	Don't Care	17	3	Shift Q
I ₈₇₆₅	CP	28	Tp	owl	0	
IEN HIGH	CP	24	Τg	wl	0	Prevent Writing into Q
TEN LOW	CP	Don't Care	Don't Care	21	0	Write into Q
43210	CP	24	To	wi	0	

Note: 1. The internal Y-bus to RAM set-up condition will be met 5ns after valid Y output (OEY = 0).

1-5 BCD INSTRUCTIONS (SF 1, SF 7, SF 9, SF B, SF D, SF F)

		То													
From	Silce	Y	Cn + 4	G, P	z	N	OVR	DA DB	WR	QIO	SIO ₀	SIO ₃	SIO Parity		
	MSS	77	55	-	72	68	68	30	-	-	44	62	84		
A, B Addr	IS	77	55	61	72	-	-	30	-	-	44	62	84		
	LSS	77	55	61	72	-	-	30	-	-	44	62	84		
	MSS	61	50	-	65	58	59	-	-	-	35	59	68		
DA, DB	IS	61	50	49	65	-	-	-	-	-	35	59	68		
	LSS	61	50	49	65	-	-	-	-	-	35	59	68		
	MSS	36	23	-	35	33	33	-	-	-	29	34	40		
Cn	ıs	36	23	-	35	-	-	-	-	-	29	34	40		
	LSS	36	23	-	35	-		-	-	-	29	34	40		
-	MSS	72	64	-	72	59	62	-		26	48	62	74		
la_0	IS	72	64	60	72		- I	-	_	26	48	62	74		
	LSS	72	64	60	72		-	-	34	26	48	62	74		
	MSS	68	52	-	68/291	64	60	21	-	21	35	54	65		
СК	IS	68	52	55	68/29 ¹	-	-	21	-	21	35	54	65		
	LSS	68	52	55	68/29 ¹	-	-	21	-	21	35	54	65		
	MSS	-	-	-		_		-		-	-	-			
Z	IS	-	T -	-	-	_		-	-	-	-	_	_		
	LSS	-	-	-		-	_	-	_	-	L -		-		
IEN	Any	-	Ī -	-		-		-		-	_		-		
SIO ₀₋₃	Any	23	-	-	-	-	-	-	-	-		-	-		

Note 1: Binary to BCD and multiprecision Binary to BCD instructions only.

BCD to Binary conversion (SF 1) BCD divide by two (SF 7) Binary to BCD conversion (SF 9) BCD add (SF B)

BCD substract (SF D, SF F)

Guaranteed Combinational Delays $T_A = 0$ to +70°C, $V_{CC} = 4.75$ to 5.25V 1-3 MULTIPLY INSTRUCTIONS (SF 0, SF 2, SF 6)

							To					
From	Slice	Y	Cn + 4	Ğ, Þ	z	N	OVR	DA DB	WR	QIO ₀	SIO ₀	SIO Parity
	MSS	67	55	-	-	64	71	30	-	-	44	-
A, B Addr	IS	67	55	52	_	-		30	-	-	44	-
	LSS	67	55	52	~	-		30	_	-	44	-
	MSS	59	50	-	-	54	60	_	-		35	_
DA, DB	IS	58	50	44	-	-	-	-	-	T -	35	-
	LSS	58	50	44	-	-	-	-	-		35	-
	MSS	34	18		-	26	26		-	-	21	-
Cn	IS	30	18	-	-	-		_	-	-	21	
	LSS	30	18	-	-	-	-	-	-	-	21	-
	MSS	104	76	-	-	90	96		-	26	68	-
le-0	IS	91	76	74		-	-	_		26	68	
	LSS	91	76	74	31	-	-	-	34	26	68	-
	MSS	62	42	-	-	54	60	21	-	21	35	-
CK	18	58	42	43	-	-	-	21	-	21	35	-
	LSS	95	79	79	29	-	-	21	-	21	71	-
	MSS	72	50	-	-	64	64	-		_	42	
z	IS	66	50	50	-	-	-	_		-	42	-
	LSS	-	-	-	-	-	-			-	_	-
IEN	Any	-	-	-	-	-	-		_	-	_	-
SIO ₀₋₃	Any	23	-	-	-		-	-	-	-	-	_

Unsigned Multiply

 $\begin{array}{lll} \text{SF 0: } F = S + Cn \text{ if } Z = L \\ F = S + R + Cn \text{ if } Z = H \\ Y_3 = C_{n+4} \text{ (MSS)} \\ Z = Q_0 \text{ (LSS)} \end{array}$

Two's Complement Multiply

SF 2: F = S + Cn if Z = L F = R + S + Cn if Z = H $Y_3 = F_3 \nabla OVR$ (MSS) $Z = Q_0$ (LSS) Two's Complement Multiply Last Cycle

SF 6: F = S + Cn if Z = L F = S - R - 1 + Cn if Z = H $Y_3 = OVR \ \ \ \ F_3 \ (MSS)$ $Z = Q_0 \ (LSS)$

Guaranteed Combinational Delays $T_A=0$ to +70°C, $V_{CC}=4.75$ to 5.25V 1-2 STANDARD AND INCREMENT/DECREMENT BY ONE OR TWO INSTRUCTIONS (SF 3 and SF 4)

	To											
From	Y	Cn + 4	G, P	z	N	OVR	DA, DB	WR	QIO _{0, 3}	SIO ₀	SIO ₃	SIO ₀ Parity
A, B Addr	67	55	52	74	64	71	30	-	-	44	62	84
DA, DB	58	50	44	65	54	60	-	-	-	35	59	68
Cn	30	18	_	35	26	26	-	-	-	21	27	40
la_0	64	64	50	72	59	62	-	34	26	48	62	74
СК	58	42	43	61	54	60	21	-	21	35	54	65
MSS	33	-	41	40	36	44	-	-	-	40	40	44
SIO _{0, 3}	23	-	-	29	-	_	-	-	_	_	29	19

Decrement SF3: $F = S - 2 + C_n$

Increment SF4: F = S + 1 + Cn

Guaranteed Combinational Delays TA = 0 to +70°C, V_{CC} = 4.75 to 5.25V 1-6 SIGN MAGNITUDE TO TWO'S COMPLEMENT CONVERSION (SF 5)

						1	Го					
From	Slice	γ	C _{n + 4}	Ğ, P	z	N	OVR	DA DB	WR	QIO	SIO	SIO ₀ Parity
	MSS	98	88	_	42	97	104	30	-	-	-	132
A,B Addr	IS	67	55	52	-	_		30	-	-	-	84
	LSS	67	55	52	-	-	-	30	_	-	-	84
	MSS	93	83	-	37	92	99	_	_	-	-	127
DA, DB	IS	58	50	44	-	-	-		-	-	-	68
	LSS	58	50	44	-	-	-	-	_	-	-	68
	MSS	30	18	-	-	29	26	-	-	-	-	40
Cn	IS	30	18	-	-	-	-	-	-	-	-	40
	LSS	30	18		-	-	-	-	-	-	-	40
	MSS	89	73	-	28	91	84	-	-	_	-	118
le - 0	IS	86	73	72	-	-	-	-	-	-	-	96
0-0	LSS	88	73	72	-	-	-	-	34	-	_	96
	MSS	96	82	-	36	89	98	21	-	-	-	126
СК	IS	58	42	43	-	-	-	21	-	-	-	65
	LSS	58	42	43	-	-	-	21	-	-	-	65
	MSS	-	-	-	-	-	-	-	-	-	-	-
z	IS	62	46	44	-	-	-	-	-	_	_	90
	LSS	62	46	44	-	-	-	-	-	-	-	90
IEN	Any	-	-	-		-	-	-	-		-	-
SIO ₀₋₃	Any	-	_	-	_	-		-	-	_	-	_

SF 5: F = $S + C_n$ if Z = LF = $S + C_n$ if Z = HY₃ = $S_3 \nabla F_3$ (MSS) Z = S_3 (MSS)

Guaranteed Combinational Delays $T_A = 0$ to +70°C, $V_{CC} = 4.75$ to 5.25V 1-7 SINGLE LENGTH NORMALIZATION (SF 8)

						7	o					
From	Slice	Y	Cn + 4	G, P	z	N	OVR	DA DB	WR	QIO ₃	SIO ₃	SIO Parity
	MSS	67	-	-	-	-	-	30	-	-	62	-
A,B Addr	IS	67	55	52	-	-	-	30	_	-	62	-
	LSS	67	55	52	-	-	-	30			62	-
	MSS	58	-	-	-	_	-	-	-	-	59	
DA, DB	IS	58	50	44	-	-	-	-	-	-	59	-
	LSS	58	50	44	-	-	-	-	-	-	59	-
	MSS	30	· -	-	-	-	-	-	-	-	27	-
Cn	is	30	18	-	-	-	-	-	-	-	27	-
.,	LSS	30	18	-	-	-	-	-		-	27	-
	MSS	55	46		29	24	25	-	-	26	60	-
l _{0 - 5}	IS	52	50	30	29	-	-	-	-	26	54	-
	LSS	52	50	30	29	-	-	-	34	26	54	-
	MSS	58	26	-	29	23	27	21	-	21	54	-
СК	IS	58	42	43	29	-	-	21	-	21	54	
	LSS	58	42	43	29	-	-	21	_	21	54	-
	MSS	_	-	-	_	-	-	-	-	-	-	-
z	IS	-	-	-	_	-	-	-	_	-	-	_
	LSS		-	-	-	-	-	+	l . <u>-</u>	-	-	-
IEN	Any	_	-	-	-	-	-	-	-		-	-
SIO ₀₋₃	Any	-		-	_	-	-		-	-	-	-

SF 8: F N $\begin{array}{lll} \text{SF 8:} & = \text{S} + \text{C}_{\text{n}} \\ \text{N} & = \text{O}_{3}(\text{MSS}) \\ \text{C}_{\text{n} + 4} & = \text{O}_{3} \nabla_{\text{O}_{2}}(\text{MSS}) \\ \text{OVR} & = \text{O}_{2} \nabla_{\text{O}_{1}}(\text{MSS}) \\ \text{Z} & = \overline{\text{O}_{0}} \ \overline{\text{O}_{1}} \ \overline{\text{O}_{2}} \ \overline{\text{O}_{3}} \end{array}$

Guaranteed Combinational Delays $T_A=0$ to +70°C, $V_{CC}=4.75$ to 5.25V 1-4 DIVIDE INSTRUCTIONS (SF A, SF C, SF E)

	То													
From	Slice	Y	Cn+4	G, P	z	N	OVR	SIO ₃	DA, DB	QIO3	WR	SIO Parity		
	MSS	67	55/60 ¹	-	74	64	71	30	-	-	62	-		
A, B Addr	IS	67	55	52	74	-	-	30	-	-	62	-		
	LSS	67	55	52	74	-	-	30	-	-	62	-		
	MSS	58	50/55 ¹	-	65	54	60	-	-	-	59	-		
DA, DB	IS	58	50	44	65	-	-	-	1	-	59	-		
	LSS	58	50	44	65	-	-	-	+	-	59	-		
	MSS	30	18/41 ¹	_	35	26	26	-	-	-	30/271	-		
Cn	IS	30	18	-	35	_	_	_	-	-	27	-		
	LSS	30	18	ł	35	-	-	_	-	-	27	ı		
	MSS	80/55 ¹	75	1	47 ¹ /31 ²	77	77	-	<u> </u>	26	90/71	1		
le_0	IS	80/551	75		471	-	-	-	-	26	85/52 ¹	ı		
	LSS	80/55	75	-	471	-	-	-	34	26	85/52 ¹	-		
	MSS	58 ¹ /89 ²	50 ¹ /73 ²	-	61 ¹ /29 ²	54 ¹ /92 ²	60 ¹ /92 ²	21		21	87 ² /54 ¹	-		
СК	IS	58	42	43	61 ¹	_	-	21	-	21	54			
	LSS	58	42	43	61 ¹	-	-	21	-	21	54			
-	MSS		-	-	-	-	-		-			-		
Z	IS	61	44	46	_		_				58	-		
	LSS	61	44	46	_			-			58	•		
IEN	Any	-	-	-		-	-	-	-	_	-			
SIO ₀₋₃	Any	23	-	-	-	-	-	-	-	-		-		

Notes:

1. Only 1st divide and normalization. 2. Only two's complement divide and two's complement divide correction.

Double Length Normalize and First Divide Op

SF A:

F = S + CN $N = F_3$ (MSS) $SIO_3 = F_3$ ∇ R_3 (MSS) $C_{11} + 4 = F_3$ ∇ F_2 (MSS), $CVR = F_2$ ∇ F_1 (MSS) $Z = Q_0$ Q_1 Q_2 Q_3 F_0 F_1 F_2 F_3

Two's Complement Divide

SF C:

Two's Complement Divide Correction and Remainder

SF E:

F=R+S+Cn if Z=L F=S-R-1+Cn if Z=H $Z=F_3 \text{ V } R_3 \text{ (MSS) from previous cycle}$