Zilog

Military Electrical Specification

Features

- 128-byte FIFO buffer provides asynchronous bidirectional CPU/CPU or CPU/peripheral interface, expandable to any width in byte increments by use of multiple FIOs.
- Interlocked 2-Wire or 3-Wire Handshake logic port mode; Z-BUS® or non-Z-BUS interface.
- Pattern-recognition logic stops DMA transfers and/or interrupts CPU; preset byte count can initiate variable-length DMA transfers.

April 1987

- Seven sources of vectored/nonvectored interrupt which include pattern-match, byte count, empty or full buffer status; a dedicated "mailbox" register with interrupt capability provides CPU/CPU communication.
- REQUEST/WAIT lines control high-speed data transfers.
- All functions are software controlled via directly addressable read/write registers.

General Description

The Z8038/Z8538 FIO provides an asynchronous 128-byte FIFO buffer between two CPUs or between a CPU and a peripheral device. This buffer interface expands to a 16-bit or wider data path and expands in depth to add as many Z8060 FIFOs (and an additional FIO) as are needed.

The FIO manages data transfers by assuming Z-BUS, non-Z-BUS microprocessor (a generalized microprocessor interface), Interlocked 2-Wire

Handshake, and 3-Wire Handshake operating modes. These modes interface dissimilar CPUs or CPUs and peripherals running under differing speeds or protocols, allowing asynchronous data transactions and improving I/O overhead by as much as two orders of magnitude. Figures 1 and 2 show how the signals controlling these operating modes are mapped to the FIO pins.




Figure 1. Pin Functions




Figure 2a. 40-pin Dual-In-Line Package (DIP).
Pin Assignments

General Description (Continued)

The FIO supports the Z-BUS interrupt protocols, generating seven sources of interrupts upon any of the following events: a write to a message register, change in data direction, pattern match, status match, over/underflow error, buffer full and buffer empty status. Each interrupt source can be enabled or disabled, and can also place an interrupt vector on the port address/data lines.

The data transfer logic of the FIO has been

specially designed to work with DMA (Direct Memory Access) devices for high-speed transfers. It provides for data transfers to or from memory each machine cycle, while the DMA device generates memory address and control signals. The FIO also supports the variably sized block length, improving system throughput when multiple variable length messages are transferred amongst several sources.




Figure 2b. 44-pin Chip Carrier. Pin Assignments




Figure 3. FIO Block Diagram

Functional Description

Operating Modes. Ports 1 and 2 operate in any of twelve combinations of operating modes, listed in Table 2. Port 1 functions in either the Z-BUS or non-Z-BUS microprocessor modes, while Port 2 functions in Z-BUS, non-Z-BUS, Interlocked 2-Wire Handshake, and 3-Wire Handshake modes. Table 1 describes the signals and their corresponding pins in each of these modes.

The pin diagrams of the FIO are identical, except for two pins on the Port 1 side, which select that port's operating mode. Port 2's operating mode is programmed by two bits in Port 1's Control register 0. Table 2 describes the combinations of operating modes; Table 3 describes the control signals mapped to pins A-J in the five possible operating modes.

Signal Pins	Z-BUS Low Byte	Z-BUS High Byte	Non-Z-BUS	Interlocked HS Port*	3-Wire HS Port*
A	REQ/WT	REQ/WT	REQ/WT	RFD/DAV	RFD/DAV
В	DMASTB	DMASTB	DACK	ACKIN	DAV/DAC
C	DS	DS	RD	FULL	DAC/RFD
D	$\mathbf{R}/\overline{\mathbf{W}}$	R/₩	WR	EMPTY	EMPTY
E	C S	cs	<u>Ce</u>	CLEAR	CLEAR
F	ĀS	AS	C/D	DATA DIR	DATA DIR
G	INTACK	A_0	INTACK	IN ₀	IN_O
H	IEO	A_1	IEO	OUT_1	OUT
I	IEI	A ₂	IEI	ŌĒ	ŌĒ
1	ĪNT	A 3	INT	OUT3	OUT3

^{*2} side only.

Table 1. Pin Assignments

Mode	\mathbf{M}_1	M ₀	B ₁	B ₀	Port 1	Port 2
0	0	0	0	0	Z-BUS Low Byte	Z-BUS Low Byte
1	0	0	0	1	Z-BUS Low Byte	Non-Z-BUS
2	0	0	1	0	Z-BUS Low Byte	3-Wire Handshake
3	0	0	1	1	Z-BUS Low Byte	2-Wire Handshake
4	0	1	0	0	Z-BUS High Byte	Z-BUS High Byte
5	0	1	0	1	Z-BUS High Byte	Non-Z-BUS
6	0	1	1	0	Z-BUS High Byte	3-Wire Handshake
7	0	1	1	1	Z-BUS High Byte	2-Wire Handshake
8	1	0	0	0	Non-Z-BUS	Z-BUS Low Byte
9	1	0	0	1	Non-Z-BUS	Non-Z-BUS
10	1	0	1	0	Non-Z-BUS	3-Wire Handshake
11	1	0	1	1	Non-Z-BUS	2-Wire Handshake

Table 2. Operating Modes






Figure 4. CPU to CPU Configuration

Figure 5. CPU to I/O Configuration

Pins Common To Both Sides	Pin Signals	Pin Names	Pii Numl	_	Signal Description
	M ₀	M ₀	21		M ₁ and M ₀ program Port 1
	M ₁	Mi	19		side CPU interface
	+5 Vdc	+5 Vdc	40		DC power source
	GND	GND	20		DC power ground
Z-BUS Low Byte Mode	Pin Signals	Pin Names	Pin Nu Por 1		Signal Description
Z8038	AD ₀ -AD ₇ (Address/Data)	D ₀ -D ₇	11-18	29-22	Multiplexed bidirectional address/data lines, Z-BUS compatible.
	REQ/WAIT (Request/Wait)	A	1	39	Output, active Low, REQUEST (ready) line for DMA transfer; WAIT line (open-drain) output for synchronized CPU and FIO data transfers.
	DMASTB (Direct Memory Access Strobe)	В	2	38	Input, active Low. Strobes DMA data to and from the FIFO buffer.
	DS (Data Strobe)	С	3	37	Input, active Low. Provides timing for data transfer to or from FIO.
	R/W (Read/Write)	D	4	3 6	Input; active High signals CPU read from FIO; active Low signals CPU write to FIO.
	CS (Chip Select)	E	5	3 5	Input, active Low. Enables FIO. Latched on the rising edge of \overline{AS} .
	AS (Address Strobe)	F	6	34	Input, active Low. Addresses, \overline{CS} and \overline{INTACK} sampled while \overline{AS} Low.
	INTACK (Interrupt Acknowledge)	G	7	3 3	Input, active Low. Acknowledges an interrupt. Latched on the rising edge of AS.
	IEO (Interrupt Enable Out)	Н	8	32	Output, active High. Sends interrupt enable to lower priority device IEI pin.
	IEI (Interrupt Enable In)	1	9	31	Input, active High. Receives interrupt enable from higher priority device IEO signal.
	INT (Interrupt)	J	10	3 0	Output, open drain, active Low. Signals FIO interrupt request to CPU.
Z-BUS	,		Pin Nu	nbers	
High Byte	Pin Signals	Pin Names	Por 1	rt 2	Signal Description
Mode Z8038	AD ₀ -AD ₇ (Address/Data)	D ₀ -D ₇	11-18	29-22	Multiplexed bidirectional address/data lines, Z-BUS compatible.
26036	REQ/WAIT (Request/Wait)	A	1	3 9	Output, active Low, REQUEST (ready) line for DMA transfer; WAIT line (open-drain) output for synchronized CPU and FIO data transfers.
	DMASTB (Direct Memory Access Strobe)	В	2	38	Input, active Low. Strobes DMA data to and from the FIFO buffer.
	DS (Data Strobe)	С	3	3 7	Input, active Low. Provides timing for transfer of data to or from FIO.
	R/W (Read/Write)	D	4	3 6	Input, active High. Signals CPU read from FIO; activ Low signals CPU write to FIO.
	CS (Chip Select)	E	5	3 5	Input, active Low. Enables FIO. Latched on the rising edge of AS.
	AS (Address Strobe)	F	6	34	Input, active Low. Addresses, \overline{CS} and \overline{INTACK} are sampled while \overline{AS} is Low.
	A ₀ (Address Bit 0)	G	7	33	Input, active High. With A_1 , A_2 , and A_3 , addresses FIO internal registers.
	A ₁ (Address Bit 1)	н	8	32	Input, active High. With A_0 , A_2 , and A_3 , addresses FIO internal registers.
	A ₂ (Addr ess Bit 2)	I	9	31	Input, active High. With A_0 , A_1 , and A_3 , addresses FIO internal registers.
	(1.00.000 2 2)				Input, active High. With A_0 , A_1 , and A_2 , addresses

Table 3. Signal/Pin Descriptions

Non-Z-BUS Mode	Pin	Pin	Pin Nui Pos			Signal
	Signals —	Names	1	4		Description
Z8 538	D ₀ -D ₇ (Data)	D ₀ -D ₇	11-18	29-2 2		Bidirectional data bus.
	REQ/WT (Request/Wait)	A	1	39		Output, active Low, REQUEST (ready) line for DMA transfer; WAIT line (open-drain) output for synchronized CPU and FIO data transfer.
	DACK (DMA Acknowledge)	В	2	3 8		Input, active Low. DMA acknowledge.
	RD (Read)	С	3	37		Input, active Low. Signals CPU read from FIO.
	WR (Write)	D	4	3 6		Input, active Low. Signals CPU write to FIO.
	CE (Chip Select)	E	5	3 5		Input, active Low. Used to select FIO.
	C/\overline{D} (Control/Data)	F	6	34		Input, active High. Identifies control byte on D_0 - D_7 ; active Low identifies data byte on D_0 - D_7 .
	INTACK (Interrupt Acknowledge)	G	7	3 3		Input, active Low. Acknowledges an interrupt.
	IEO (Interrupt Enable Out)	Н	8	32		Output, active High. Sends interrupt enable to lower priority device IEI pin.
	IEI (Interrupt Enable In)	I	9	31		Input, active High. Receives interrupt enable from higher priority device IEO signal.
	INT (Interrupt)	1	10	3 0		Output, open drain, active Low. Signals FIO interrupt to CPU.
Port 2—I/O Port Mode	Pin Signals	Pin Names	Pin Numbers		Mode	Signal Description
	D ₀ -D ₇ (Data)	D ₀ -D ₇	29-2 2		2-Wire HS* 3-Wire HS	Bidirectional data bus.
	RFD/DAV (Ready for Data/Data Available)	A	3 9		2-Wire HS 3-Wire HS	Output, RFD active High, Signals peripherals that FIC is ready to receive data. DAV active Low signals that FIO is ready to send data to peripherals.
	ACKIN (Acknowledge Input)	В	38		2-Wire HS	Input, active Low. Signals FIO that output data is received by peripherals or that input data is valid.
	DAV/DAC (Data Available/Data Accepted)	В	3 8		3-Wire HS	Input; DAV (active Low) signals that data is valid on bus. DAC (active High) signals that output data is accepted by peripherals.
	FULL	С	37		2-Wire HS	Output, open drain, active High. Signals that FIO buffer is full.
	DAC/RFD (Data Accepted/Ready for Data)	C	37		3-Wire HS	Direction controlled by internal programming. Both active High. DAC (an output) signals that FIO has received data from peripheral; RFD (an input) signals that the listeners are ready for data.
	EMPTY	D	3 6		2-Wire HS 3-Wire HS	Output, open drain, active High. Signals that FIFO buffer is empty.
	CLEAR	E	3 5		2-Wire HS 3-Wire HS	Programmable input or output, active Low. Clears all data from FIFO buffer.
	DATA DIR (Data Direction)	F	34		2-Wire HS 3-Wire HS	Programmable input or output. Active High signals data input to Port 2; Low signals data output from Port 2.
	INO	G	3 3		2-Wire HS 3-Wire HS	Input line to D_0 of Control Register 3.
	OUT1	н	32		2-Wire HS 3-Wire HS	Output line from D_1 of Control Register 3.
	OE (Output Enable)	I	31		2-Wire HS 3-Wire HS	Input, active Low. When Low, enables bus drivers. When High, floats bus drivers at high impedance.
	OUT ₃	1	3 0		2-Wire HS 3-Wire HS	Output line from D ₃ of Control register 3.

^{*}Handshake

Table 3. Signal/Pin Descriptions (Continued)

Reset

The FIO can be reset under either hardware or software control by one of the following methods:

- By forcing both \overline{AS} and \overline{DS} Low simultaneously in Z-BUS mode (normally illegal).
- By forcing RD and WR Low simultaneously in non-Z-BUS mode.
- By writing a 1 to the Reset bit in Control register 0 for software reset.

In the Reset state, all control bits are cleared to 0. Only after clearing the Reset bit (by

writing a 0 to it) can the other command bits be programmed. This action is true for both sides of the FIO when programmed as a CPU interface.

For proper system control, when Port 1 is reset, Port 2 is also reset. In addition, all Port 2's outputs are floating and all inputs are ignored. To initiate the data transfer, Port 2 must be enabled by Port 1. The Port 2 CPU can determine when it is enabled by reading Control register 0, which reads "floating" data bus if not enabled and "01_H" if enabled.

CPU Interfaces

The FIO is designed to work with both Z-BUS- and non-Z-BUS-type CPUs on both Port 1 and Port 2. The Z-BUS configuration interfaces CPUs with time-multiplexed address and data information on the same pins. The Z8001°, Z8002°, and Z8° are examples of this type of CPU. The \overline{AS} (Address Strobe) pin is used to latch the address and chip select information sent out by the CPU. The R/W (Read/Write) pin and the \overline{DS} (Data Strobe) pin are used for timing reads and writes from the CPU to

the FIO (Figures 6 and 7).

The non-Z-BUS configuration is used for CPUs where the address and data buses are separate. Examples of this type of CPU are the Z80 $^{\circ}$ and the Intel 8080. The \overline{RD} (Read) and \overline{WR} (Write) pins are used to time reads and writes from the CPU to the FIO (Figures 9 and 10). The C/ \overline{D} (Control/Data) pin is used to directly access the FIFO buffer (C/ \overline{D} = 0) and to access the other




Figure 6. Z-BUS Read Cycle Timing




Figure 7. Z-BUS Write Cycle Timing

CPU Interfaces (Continued)

registers ($C/\overline{D}=1$). Read and write to all registers except the FIFO buffer are two-step operations, described as follows (Figure 8). First, write the address ($C/\overline{D}=1$) of the register to be accessed into the Pointer Register (State 0); second, read or write ($C/\overline{D}=1$) to the register pointed at previously (State 1). Continuous status monitoring can be performed in State 1 by continuous Control Read operations ($C/\overline{D}=1$).

¹The FIFO buffer can also be accessed by this two-step operation.




Figure 8. Register Access in Non-Z-BUS Mode




Figure 9. Non-Z-BUS Read Cycle Timing




Figure 10. Non-Z-BUS Write Cycle Timing

WAIT Operation

When data is output by the CPU, the REQ/WT (WAIT) pin is active (Low) only when the FIFO buffer is full, the chip is selected, and the FIFO buffer is addressed. WAIT goes inactive when the FIFO buffer is not full.

When data is input by the CPU, the REQ/WT pin becomes active (Low) only when the FIFO buffer is empty, the chip is selected, and the FIFO buffer is addressed. WAIT goes inactive when the FIFO buffer is not empty.

Interrupt Operation

The FIO supports Zilog's prioritized daisy chain interrupt protocol for both Z-BUS and non-Z-BUS operating modes (for more details refer to the Zilog Z-BUS Summary).

Each side of the FIO has seven sources of interrupt. The priorities of these devices are fixed in the following order (highest to lowest): Mailbox Message, Change in Data Direction, Pattern Match, Status Match, Overflow/

Underflow Error, Buffer Full, and Buffer Empty. Each interrupt source has three bits that control how it generates the interrupt. These bits are Interrupt Pending (IP), Interrupt Enable (IE), and Interrupt Under Service (IUS).

In addition, each side of the FIO has an interrupt vector and four bits controlling the FIO interrupt logic. These bits are Vector

Interrupt Operation (Continued)

Includes Status (VIS), Master Interrupt Enable (MIE), Disable Lower Chain (DLC), and No Vector (NV).

A typical Interrupt Acknowledge cycle for Z-BUS operation is shown in Figure 11 and for non-Z-BUS operation in Figure 12. The only difference is that in Z-BUS mode, INTACK is latched by AS, and in non-Z-BUS mode INTACK is not latched.

When MIE = 1, reading the vector always includes status, independent of the state of the

VIS bit. In this way, when VIS = 0, all information can be obtained with one additional read, thus conserving vector space. When MIE = 0, reading the vector register returns the unmodified base vector so that it can be verified.

In non-Z-BUS mode, the IPs do not get set while in State 1. Therefore, to minimize interrupt latency, the FIO should be left in State 0. In Z-BUS mode IPs are set by an \overline{AS} following the event.




Figure 11. Z-BUS Interrupt Acknowledge Cycle




Figure 12. Non-Z-BUS Interrupt Acknowledge Cycle

CPU to CPU Operation

DMA Operation. The FIO is particularly well suited to work with a DMA in both Z-BUS and non-Z-BUS modes. A data transfer between the FIO and system memory can take place during every machine cycle on both sides of the FIO simultaneously.

In Z-BUS mode, the DMASTB pin (DMA Strobe) is used to read or write into the FIFO buffer. The R/W (Read/Write) and DS (Data Strobe) signals are ignored by the FIO;

however, the \overline{CS} (Chip Select) signal is not ignored and therefore must be kept invalid. Figures 13 and 14 show typical timing.

In Non-Z-BUS mode, the DACK pin (DMA Acknowledge) is used to tell the FIO that its DMA request is granted. After DACK goes Low, every read or write to the FIO goes into the FIFO buffer. Figures 15 and 16 show typical timing.






Figure 13. Z-BUS FIO to Memory Data Transaction




Figure 14. Z-BUS Memory to FIO Data Transaction




Figure 15. Non-Z-BUS FIO to Memory Transaction






Figure 16. Non-Z-BUS Memory to FIO Data Transaction

CPU to CPU Operation (Continued)

The FIO provides a special mode to enhance its DMA transfer capability. When data is written into the FIFO buffer, the REO/WT (REQUEST) pin is active (Low) until the FIFO buffer is full. It then goes inactive and stays inactive until the number of bytes in the FIFO buffer is equal to the value programmed into the Byte Count Comparison register. Then the REQUEST signal goes active and the sequence starts over again (Figure 17).


When data is read from the FIO, the REQ/WT pin (REQUEST) is inactive until the number of bytes in the FIFO buffer is equal to the value programmed in the Byte Count Comparison register. The REQUEST signal then goes active and stays active until the FIFO buffer is empty. When empty, REQUEST goes inactive and the sequence starts over again (Figure 18).





NOTES

- FIFO empty:
 REQUEST enabled, FIO requests DMA transfer.
- DMA transfers data into the FIO.
 FIFO full, REQUEST inactive.
- 5. The FIFO empties from the opposite port until the number of bytes in the FIFO buffer is the same as the number programmed in the Byte Count Comparison register.



NOTES

- 1. FIFO empty
- CPU/DMA fills FIFO buffer from the opposite port
- 3. Number of bytes in FIFO buffer is the same as the number of bytes programmed in the Byte Count Comparison register.

Figure 18. Byte Count Control: Read from FIO

RECUEST goes active.

E Ó

5. DMA transfers date out of FIFO until it is empty


Figure 17. Byte Count Control: Write to FIO

Message Registers. Two CPUs can communicate through a dedicated "mailbox" register

without involving the 128 × 8 bit FIFO buffer (Figure 19). This mailbox approach is useful for transferring control parameters between the interfacing devices on either side of the FIO without using the FIFO buffer. For example, when Port 1's CPU writes to the Message Out register, Port 2's message IP is set. If interrupts are enabled, Port 2's CPU is

interrupted. Port 2's message IP status is readable from the Port 1 side. When Port 2's CPU reads the data from its Message In register, the Port 2 IP is cleared. Thus, Port 1's CPU can read when the message has been read and can now send another message or

follow whatever protocol that is set up between the two CPU's. The same transfer can also be made from Port 2's CPU to Port 1's CPU.



NOTE: Usable only for CPU/CPU interface

Figure 19. Message Register Operation

CPU to CPU
Operation
(Continued)

CLEAR (Empty) FIFO Operation. The CLEAR FIFO bit (active Low) clears the FIFO buffer of data. Writing a 0 to this bit empties the FIFO buffer, inactivates the REQUEST line, and disables the handshake (if programmed). The CLEAR bit does not affect any control or data register. To remove the CLEAR state, write a 1 to the CLEAR bit.

In CPU/CPU mode, under program control, only one of the ports can empty the FIFO by writing to its Control Register 3, bit 6. The Port 1 CPU must program bit 7 in Control Register 3 to determine which port controls the CLEAR FIFO operation (0 = Port 1 control; 1 = Port 2 control).

Direction of Data Transfer Operation. The

Data Direction bit controls the direction of data transfer in the FIFO buffer. The Data Direction bit is defined as 0 = output from CPU and 1 = input to CPU. This bit reads correctly when read by either port's CPU. For example, if Port 1's CPU reads a 0 (CPU output) in its Data Direction bit, then Port 2's CPU reads a 1 (input to CPU) in its Data Direction bit.

In CPU/CPU mode, under program control, only one of the ports can control the direction of data transfer. The Port 1 CPU must program bit 5 in Control Register 3 to determine which port controls the data direction (0 = Port 1 control; 1 = Port 2 control). Figure 20 shows FIO data transfer options.




Figure 20. FIO Data Transfer Options

CPU to I/O Operation

When Port 2 is programmed in the Interlocked 2-Wire Handshake mode or the 3-Wire Handshake mode, and Port A is programmed in Z-BUS or non-Z-BUS Microprocessor mode, the FIO interfaces a CPU and a peripheral device. In the Interlocked 2-Wire Handshake mode, RFD/DAV and ACKIN strobe data to and from Port 2. In the 3-Wire Handshake mode, RFD/DAV, DAV/DAC, and DAC/RFD signals control data flow.

Interlocked 2-Wire Handshake. In the Interlocked Handshake, the action of the FIO must be acknowledged by the other half of the handshake before the next action can take place. In output mode, Port 2 does not indicate that new data is available until the external device indicates it is ready for the data. Similarly, in input mode, Port 2 does not indicate that it is ready for new data until the data source indicates that the previous byte of the data is no longer available, thereby acknowledging Port 2's acceptance of the last byte. This allows the FIO to directly interface to a Z8's port, a CIO's port, a UPC's port, another FIO port, or another FIFO Z8060, with no external logic (Figures 21 and 22).

3-Wire Handshake. The 3-Wire Handshake is designed for applications in which one output port is communicating with many input ports simultaneously. It is essentially the same as the Interlocked Handshake, except that two signals are used to indicate that an input port is ready for new data or that it has accepted the present data. In the 3-Wire Handshake, the rising edge of the RFD status line indicates that the port is ready for data, and the rising edge of the DAC status line indicates that the data has been accepted. With 3-Wire Handshake, the lines of many input ports can be bussed together with open-drain drivers and the out-

put port knows when all of the ports are ready and have accepted the data. This handshake is the same handshake used in the IEEE-488 Instruments. Since the port's direction can be changed under software control, bidirectional IEEE-488-type transfers can be performed. Figures 23 and 24 show the timings associated with 3-Wire Handshake communications.

CLEAR FIFO Operation. In CPU-to-I/O operation, the CLEAR FIFO operation can be performed by the CPU side (Port 1) under software control as previously explained. The CLEAR FIFO operation can also be performed under hardware control by defining the $\overline{\text{CLEAR}}$ pin of Port 2 as an input (Control Register 3, bit 7 = 1).

For cascading purposes, the CLEAR pin can also be defined as an output (Control Register 3, bit 7 = 0), which reflects the current state of the CLEAR FIFO bit. It can then empty other FIOs or initialize other devices in the system.

Data Direction Control. In CPU-to-I/O mode, the direction of data transfer can be controlled by the CPU side (Port 1) under software control as previously explained. The data direction can also be determined by hardware control by defining the Data Direction pin of Port 2 as an input (Control Register 3, bit 5 = 1).

For cascading purposes, the Data Direction pin can also be defined as an output (Control Register 3, bit 5 = 0) pin which reflects the current state of the Data Direction bit. It can then be used to control the direction of data transfer for other FIOs or for external logic.

On the Port 2 side, when data direction is 0, Port 2 is in Output Handshake mode. When data direction is 1, Port 2 is in Input Handshake mode.






Figure 21. Interlocked Handshake Timing (Input) Port 2 Side Only




Figure 22. Interlocked Handshake Timing (Output) Port 2 Side Only




Figure 23. Input (Acceptor) Timing IEEE-488 HS Port: Port 2 Side Only




Figure 24. Output (Source) Timing IEEE-488 HS Port: Port 2 Side Only

Programming

The programming of the FIO is greatly simplified by the efficient grouping of the various operation modes in the control registers. Since all of the control registers are read/write, the need for maintaining their image in system memory is eliminated. Also, the read/write feature of the registers aids in system debugging.

Each side of the FIO has 16 registers. All 16 registers are used by the Port 1 side; Control register 2 is not used on the Port 2 side. All registers are addressable $0_{\rm H}$ through $F_{\rm H}$.

In the Z-BUS Low Byte mode, the FIO allows two methods for register addressing under control of the Right Justify Address (RJA) bit in Control register 0. When RJA = 0, address bus bits 1-4 are used for register addressing and bits 1, 5, 6, and 7 are ignored (Table 4). When RJA = 1, bits 0-3 are used for the register addresses, and bits 4-7 are ignored.

Control Registers. These four registers specify FIO operation. The Port 2 side control

registers operate only if the Port 2 device is a CPU. The Port 2 CPU can control interface operations, including data direction, only when enabled by the setting of bit 0 in the Port 1 side of Control Register 2. A 1 in bit 1 of the same register enables the handshake logic.

Interrupt Status Registers. These four registers control and monitor the priority interrupt functions for the FIO.

Interrupt Vector Register. This register stores the interrupt service routine address. This vector is placed on D₀-D₇ when IUS is set by the Interrupt Acknowledge signal from the CPU. When bit 4 (Vector Includes Status) is set in Control Register 0, the reason for the interrupt is encoded within the vector address in bits 1, 2, and 3. If bit 5 is set in Control register 0, no vector is output by the FIO during an Interrupt Acknowledge cycle. However, IUS is set as usual.

Non Z-BUS	D7-D4	Da	D ₂	D_1	Do	
Z-BUS High		A ₃	A ₂	A ₁	A ₀	
Z-BUS Low RIA=0	AD ₇ -AD ₅ AD ₇ -AD ₄	AD ₄ AD ₃	AD ₃ AD ₂	AD ₂ AD ₁	AD ₁ AD ₀	AD ₀
Descript on		<u> </u>		<u> </u>		
Control Register 0	x	0	0	0	0	x
Control Register 1	x	0	0	. 0	1	x
Interrupt Status Register 0	x	0	0	1	0	x
Interrupt Status Register 1	x	0	0	1	1	x
Interrupt Status Register 2	x	0	1	0	0	x
Interrupt Status Register 3	x	0	1	0	1	x
Interrupt Vector Register	x	0	1	1	0	x
Byte Count Register	x	0	1	1	1	x
Byte Count Comparison Register	x	1	0	0	0	x
Control Register 2*	x	1	0	0	1	x
Control Register 3	x	1	0	1	0	x
Message Out Register	x	1	0	1	1	x
Message In Register	x	1	1	0	0	x
Pattern Match Register	x	1	1	0	1	x
Pattern Mask Register	x	1	1	1	0	x
Data Buffer Register	x	1	1	1	1	x

x = Don't Care

Table 4. FIO Register Address Summary

^{*}Register is only on Port 1 side

(Continued)

Programming Byte Count Compare Register. This register contains a value compared with the byte count in the Byte Count register. If the Byte Count Compare interrupt is enabled, an interrupt will occur upon compare.

> Message Out Register. Either CPU can place a message in its Message Out register. If the opposite side Message register interrupt is enabled, the receiving side CPU will receive an interrupt request, advising that a message is present in its Message In register. Bit 5 in Control Register 1 on the initiating side is set when a message is written. It is cleared when the message is read by the receiving CPU.

Message In Register. This register receives a message placed in the Message Out register by the opposite side CPU.

Pattern Match Register. This register contains a bit pattern matched against the byte in the

Data Buffer register. When these patterns match, a Pattern Match interrupt will be generated, if previously enabled.

Pattern Mask Register. The Pattern Mask register may be programmed with a bit pattern mask that limits comparable bits in the Pattern Match register to non-masked bits (1 = mask).

Data Buffer Register. This register contains the data to be read from or written to the FIFO buffer.

Byte Count Register. This is a read-only register, containing the byte count for the FIFO buffer. The byte count is derived by subtracting the number of bytes read from the buffer from the number of bytes written into the buffer. The count is "frozen" for an accurate reading by setting bit 6 (Freeze Status register) in Control Register 1. This bit is cleared when the Byte Count register read is completed.





Figure 25. Typical Application: Node Controller



Registers

Figure 26. Control Registers





Figure 27. Interrupt Status Registers

Registers (Continued)

Interrupt Status Register 1


Address: 0011 (Read/Write)



*READ-ONLY BITS

Interrupt Status Register 2

Address: 0100 (Read/Write)



Interrupt Status Register 3

Address: 0101 (Read/Write)




Figure 27. Interrupt Status Registers (Continued)

Registers (Continued)	Byte Count Register Address: 0111 (Read Only) D: D: D: D: D: D: D: D: D: D: D: D: PEFLECTS NUMBER OF BYTES IN BUFFER Figure 28. Byte Count Register	Interrupt Vector Register Address: 0110 (Read/Write) D, Q,				
_		Figure 23. Interrupt Vector Register				
	Pattern Match Register Address: 1101 (Read/Write) 0. 0, 0, 0, 0, 0, 0, 0 0, 0 0, stores byte compared with eyte in data suffer Register	Pattern Mask Register Address: 1110 (Read/Write) D. D. D. D. D. D. D. D. IF SET. BITS 0-7 MASK BITS 0-7 IN PATTERN MATCH REGISTER. MATCH OCCURS WHEN ALL				
	Figure 30. Pattern Match Register	HON-MASKED BITS AGREE. Figure 31. Pattern Mask Register				
	Data Buffer Register Address: 1111 (Read/Write) D. D. D. D. D. D. D. L L L L L L L L L L L L L L L L L L L	Byte Count Comparison Register Address: 1000 (Read/Write) D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D. D.				
	Figure 32. Data Buffer Register	Figure 33. Byte Count Comparison Register				
	Message Out Register Address: 1011 (Read/Write)	Message In Register Address: 1100 (Read Only)				
	O, O, D, D, O, D, O, STORES MESSAGE SENT TO MESSAGE IN REGISTER ON OPPOSITE PORT OF FIG	STORES MESSAGE RECEIVED FROM MESSAGE OUT REGISTER ON OPPOSITE PORT OF CPU				

Figure 34. Message Out Register

Figure 35. Message In Register

ABSOLUTE MAXIMUM RATINGS

Guaranteed by characterization/design.

Voltages on all pins with respect	
to GND	0.3V to + 7V
Operating Case Temperature	55°C to +125°C
Storage Temperature Range	65°C to +150°C
Absolute Maximum Power Dissipation	

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only, operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


STANDARD TEST CONDITIONS

The DC Characteristics and Capacitance sections listed below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the referenced pin.

Military Operating Temperature Range (T_C) - 55°C to + 125°C

Standard Military Test Condition +4.5V ≤ V_{CC} ≤ +5.5V

All AC parameters assume a load capacitance of 50 pf. Add 15 ns delay for each 50 pf increase in load up to a maximum of 200 pf for the data bus. AC timing measurements are referenced to 1.5 volts (except for clock, which is referenced to the 20% and 80% points).



Standard Test Load

Open-Drain Test Load

DC	Symbol	Parameter	Min	Маж	Unit	Condition
Charac- teristics	$\overline{v}_{_{\mathrm{IH}}}$	Input High Voltage	2.4	V _{CC} + 0.3	v	-
	$\mathbf{v}_{\scriptscriptstyle \mathrm{IL}}$	Input Low Voltage	-0.3	0.8	v	
	\mathbf{v}_{OH}	Output High Voltage	2.4	•	v	$I_{OH} = -250 \mu\text{A}$
	$\mathbf{v}_{\scriptscriptstyleOL}$	Output Low Voltage		0.4	v	$I_{OI} = +2.0 \text{ mA}$
				0.5	v	$l_{Oi} = +3.2 \text{ mA}$
	$\mathbf{I}_{\mathbf{1L}}$	Input Leakage	-10.0	+ 10.0	μΑ	$0.4 \le V_{\rm IN} \le +2.4V$
	\mathbf{I}_{OL}	Cutput Leakage	+10.0	+10.0	μ A	$0.4 \le V_{OUT} \le +2.4V$
	I_{LM}	Mode Pins Input Leakage (Pins 19 and 21)	-100	+10.0	μΑ	$0 < V_{IN} < V_{CC}$
	I _{CC}	V _{CC} Supply Current		350	mA	

V_{CC} = 5 V ± 10% unless otherwise specified, over specified temperature range.

Capacitance	Symbol	Parameter	Min	Max	Unit	Condition	
	C _{IN} Input Capacitance		10	pf			
	COUT	Cutput Capacitance		15	pf		
	C ^{no}	Bidirectional Capacitance		20	pf		
	Unmeasured pir	ns returned to ground.					
Inputs	tr	Any Input Rise Time		100	ns		
	tf	Any Input Fall Time		100	ns		
							

f = 1 MHz, over specified temperature range.

			4	MHz	61	MHz	
No.	Symbol	Parameter	Min	Max	Min	Max	Notes*†
1	TwAS	AS Low Width	70		5 0		1
2	TsA(AS)	Address to AS 1 Setup Time	30		10		1
3	ThA(AS)	Address to AS 1 Hold Time	5 0		30		1
4	TsCSO(AS)	CS to AS 1 Setup Time	0		0		1
5 -	– ThÇSO(AS) —	— CS to AS 1 Hold Time —————	 60 -	· · · · · · · · · · · · · · · · · · ·	 4 0		1
6	TdAS(DS)	AS 1 to DS Delay	6 0		40		1
7	TsA(DS)	Address to $\overline{DS} \downarrow$ (with $\overline{AS} \uparrow$ to $\overline{DS} \downarrow = 60 \text{ ns}$)	120		100		
8	TsRWR(DS)	R/\overline{W} (Read) to \overline{DS} 1 Setup Time	100		80		
9	TsRWW(DS)	R/W (Write) to DS ↓ Setup Time	0		0		
10 -	- TwDS	— DS Low Width ————————————————————————————————————	390 -		— 2 50 –		
11	TsDW(DSf)	Write Data to DS ↓ Setup Time	3 0		2 0		
12	TdDS(DRV)	DS (Read) 1 to Address Data Bus Driven	0		0		
13	TdDSf(DR)	DS I to Read Data Valid Delay		2 50		180	
14	ThDW(DS)	Write Data to DS 1 Hold Time	3 0		20		
15 -	- TdDSr(DR) -	- DS t to Read Data Not Valid Delay	 0 -		o -		
16	TdDS(DRz)	DS 1 to Read Data Float Delay		7 0		4 5	2
17	ThRW(DS)	R/W to DS † Hold Time	5 5		4 0		
18	TdDS(AS)	DS 1 to AS I Delay	5 0		2 5		
19	Trc	Valid Access Recovery Time	1000		6 50		3

NOTES:

- 1. Parameter does not apply to Interrup! Acknowledge transactions.
- Float delay is measured to the time when the output has changed 0.5V from steady state with ininimum acload and maximum do load.

- 3. This is the delay from DS of one FIO access to DS of another FIO access (either read or write).
- All timing references assume 2.0V for a logic "1" and 0.8V for a logic "0". All timings are preliminary and subject to change.
- † Units in nanoseconds (ns).




Figure 36. Z-BUS CPU Interface Timing

		4	MHz	61	MHz	
Symbol	Parameter	Min	Max	Min	Мах	Notes*†
TsIA(AS)	INTACK to AS 1 Setup Time	0	<u>'</u>	0		
ThIA(AS)	INTACK to AS † Hold Time	25 0		25 0		
TsDSA(DR)	DS (Acknowledge) I to Read Data Valid Delay		25 0		180	
TwDSA	DS (Acknowledge) Low Width	39 0		25 0		
-TdAS(IEO)-	— ĀS ↑ to IEO ↓ Delay (INTACK Cycle)———	 	 3 50		 2 50	—— 4 —
TdIEI(IEO)	IEI to IEO Delay		150		100	4
TsIEI(DSA)	IEI to DS (Acknowledge) Setup Time	100		7 0		
ThIEI(DSA)	IEI to DS (Acknowledge) † Hold Time	5 0		3 0		4
TdDS(INT)	DS (INTACK Cycle) to INT Delay		9 00		8 00	
TdDCST	Interrupt Daisy Chain Settle Time					4
	TsIA(AS) ThIA(AS) TsDSA(DR) TwDSA TdAS(IEO) TdIEI(IEO) TsIEI(DSA) ThIEI(DSA) TdDS(INT)	TsIA(AS) INTACK to AS! Setup Time ThIA(AS) INTACK to AS! Hold Time TsDSA(DR) DS (Acknowledge) I to Read Data Valid Delay TwDSA DS (Acknowledge) Low Width TdAS(IEO) AS! to IEO I Delay (INTACK Cycle) TdIEI(IEO) IEI to IEO Delay TsIEI(DSA) IEI to DS (Acknowledge) I Setup Time ThIEI(DSA) IEI to DS (Acknowledge) I Hold Time TdDS(INT) DS (INTACK Cycle) to INT Delay	TsIA(AS) INTACK to AS ! Setup Time 0 ThIA(AS) INTACK to AS ! Hold Time 250 TsDSA(DR) DS (Acknowledge) ! to Read Data Valid Delay TwDSA DS (Acknowledge) Low Width 390 TdAS(IEO) AS ! to IEO ! Delay (INTACK Cycle) TdIEI(IEO) IEI to IEO Delay TsIEI(DSA) IEI to DS (Acknowledge) ! Setup Time 100 ThIEI(DSA) IEI to DS (Acknowledge) ! Hold Time 50 TdDS(INT) DS (INTACK Cycle) to INT Delay	Symbol Parameter Min Max TsIA(AS) INTACK to AS ! Setup Time 0 ThIA(AS) INTACK to AS ! Hold Time 250 TsDSA(DR) DS (Acknowledge) ! to Read Data Valid Delay 250 TwDSA DS (Acknowledge) Low Width 390 TdAS(IEO) AS ! to IEO! Delay (INTACK Cycle) 350 TdIEI(IEO) IEI to IEO Delay 150 TsIEI(DSA) IEI to DS (Acknowledge)! Setup Time 100 ThIEI(DSA) IEI to DS (Acknowledge)! Hold Time 50 TdDS(INT) DS (INTACK Cycle) to INT Delay 900	Symbol Parameter Min Max Min TsIA(AS) INTACK to AS ! Setup Time 0 0 ThIA(AS) INTACK to AS ! Hold Time 250 250 TsDSA(DR) DS (Acknowledge) ! to Read Data Valid Delay 250 TwDSA DS (Acknowledge) Low Width 390 250 TdAS(IEO) AS ! to IEO! Delay (INTACK Cycle) 350 TdIEI(IEO) IEI to IEO Delay 150 TsIEI(DSA) IEI to DS (Acknowledge)! Setup Time 100 70 ThIEI(DSA) IEI to DS (Acknowledge)! Hold Time 50 30 TdDS(INT) DS (INTACK Cycle) to INT Delay 900	TsIA(AS) INTACK to AS ! Setup Time 0 0 ThIA(AS) INTACK to AS ! Hold Time 250 250 TsDSA(DR) DS (Acknowledge) ! to Read Data Valid Delay 250 180 TwDSA DS (Acknowledge) Low Width 390 250 TdAS(IEO) AS ! to IEO ! Delay (INTACK Cycle) 350 250 TdIEI(IEO) IEI to IEO Delay 150 100 TsIEI(DSA) IEI to DS (Acknowledge) ! Setup Time 100 70 ThIEI(DSA) IEI to DS (Acknowledge) ! Hold Time 50 30 TdDS(INT) DS (INTACK Cycle) to INT Delay 900 800

and TdIEI(IEO) for each peripheral, separating them in the

- * Timings are preliminary and subject to change
- † Units in nanoseconds (ns)




Figure 37. Z-BUS CPU Interrupt Acknowledge Timing

NOTES.

4. The parameters for the devices in any particular daisy chain must meet the following constraint: The delay from AS to DS must be greater than the sum of TdAS(IEO) for the highest priority peripheral. TsIEI(DSA) for the lowest priority peripheral

AC C	haracteristics				
No.	Symbol	Parameter	4 MHz Min Max	6 MHz Min Max	Notes*†
30	TdMW(INT)	Message Write to INT Delay	1	1	5
31	TdDC(INT)	Data Direction Change to INT Delay	1	1	6
32	TdPMW(INT)	Pattern Match to INT Delay (Write Case)	1	1	
33	TdPMR(INT)	Pattern Match (Read Case) to INT Delay	1	1	
34-	-TdSC(INT)-	—Status Compare to INT Delay	1-	1	6
35	TdER(INT)	Error to INT Delay	1	1	
36	TdEM(INT)	Empty to INT Delay	1	1	6
37	TdFL(INT)	Full to INT Delay	1	1	6
38	TdAS(INT)	AS to INT Delay			

NOTES:
5. Write is from the other side of FIO.
6. Write car, be from either side, depending on programming of FIO.

* Timings are preliminary and subject to change † Units equal to AS Cycles + ns.




Figure 38. Z-BUS Interrupt Timing

			4:	4 MHz		6 MHz	
No.	Symbol	Parameter	Min	Max	Min	Max	Notes*†
1	TdDS(WAIT)	AS 1 to WAIT Delay		190		160	
2	TdDS1(WAIT)	DSI 1 to WAIT 1 Delay		1000		1000	
3	TdACK(WAIT)	ACKIN ↓ to WAIT † Delay		1000		1000	1
4 -	TdDS(REQ) ——	- DS ↓ to REQ ↑ Delay		 350 -		 3 00 	
5	TdDMA(REQ)	DMASTB I to REQ 1 Delay		35 0		30 0	
6	TdDS1(REQ)	DSI 1 to REQ I Delay		1000		1000	
7	TdACK(REQ)	ACKIN ↓ to REQ ↓ Delay		1000		1000	
8 –	- TdSU(DMA)	- Data Setup Time to DMASTB	200		 150		
9	TdH(DMA)	Data Hold Time to DMASTB	3 0		20		
10	TdDMA(DR)	DMASTB ↓ to Valid Data		150		100	
11	TdDMA(DRH)	DMASTB 1 to Data Not Valid	0		0		
12	TdDMA(DR2)	DMASTB 1 to Data Bus Float		70		4 5	

NOTES:

1. The delay is from DAV for 3-Wire Input Handshake. The delay is from DAC for 3-Wire Handshake.

- * Timings are preliminary and subject to change.
- † Units in nanoseconds (ns).




Figure 39. Z-BUS Request/Wait Timing

AC (Characteristics						
			41	MHz	6 1	MHz	
No.	Symbol	Parameter	Min	Max	Min	Max	Notes*†
1	TdDSQ(AS)	Delay from DS t to AS t for No Reset	4 0		20		
2	TdASQ(DS)	Delay for AS 1 to DS 1 for No Reset	5 0		3 0		
3	Tw(AS + DS)	Minimum Width of \overline{AS} and \overline{DS} Both Low for Reset.	50 0		35 0		1

NOTES

Internal circuitry allows for the reset provided by the Z8 (DS held Low while AS pulses) to be sufficient.

- * Timings are preliminary and subject to change
- † Units in nanoseconds (ns).



Figure 40. 2-BUS Reset Timing

		41	4 MHz		6 MHz		
No.	Symbol	Parameter	Min	Max	Min	Max	Notes*†
1	TsA(RD)	Address Setup to RD	80		8 0		1
2	TsA(WR)	Address Setup to $\overline{WR}I$	8 0		8 0		
3	ThA(RD)	Address Hold Time to RD †	0		0		1
4	- ThA(WR)	— Address Hold Time to WR †———	0 -	_			
5	TsCEI(RD)	CE Low Setup Time to RD	0		0		1
6	TsCEI(WR)	CE Low Setup Time to WR	0		0		
7	ThCEI(RD)	CE Low Hold Time to RD	0		0		1
8 –	-ThCEI(WR) -	CE Low Hold Time to WR					
9	TsCEh(RD)	CE High Setup Time to RD	100		7 0		1
10	TsCEh(WR)	CE High Setup Time to WR	100		7 0		
11	TwRD1	RD Low Width	39 0		25 0		
12 -	– TdRD(DRA) –	— RD ↓ to Read Data Active Delay ———	0 -		0 -		
13	TdRDf(DR)	RD ↓ to Valid Data Delay		25 0		180	
14	TdRDr(DR)	RD 1 to Read Data Not Valid Delay	0		0		
15	TdRD(DRz)	RD 1 to Data Bus Float		70		4 5	2
16 -	TwWR1	── WR Low Width ───	390 -		—— 25 0 —		
17	TsDW(WR)	Data Setup Time to WR	0		0		
19	Trc(WR)	Write Valid Access Recovery Time	1000		6 50		
2 0	Trc(RD)	Read Valid Access Recovery Time	1000 + WR _p	65	0 + WR _p		3

NOTES:

- 1. Parameter does not apply to Interrupt Acknowledge transactions.
- Float delay is measured to the time the output has changed 0.5V from steady state with minimum ac load and in aximum do load.
- Recovery time equal to Trc(WR) + write pulse width of the opposite side.
- * Timings are preliminary and subject to change.
- † Units in nanoseconds (ns).




Figure 41. Non-Z-BUS CPU Interface Timing




Figure 42. Z-BUS/Non-Z-BUS Recovery Time

				4 MHz		6 MHz	
No.	Symbol	Parameter	Min	Мах	Min	Max	Notes†*
20	TdIEI(IEO)	IEI to IEO Delay		150		100	4
21	Tdl(IEO)	INTACK ↓ to IEO ↓ Delay		35 0		25 0	4
2 2	TsIEI(RDA)	IEI Setup Time to RD (Acknowledge)	100		70		4
23	TdRD(DR)	RD I to Vector Valid Delay		250		180	
24-	-TwRD1(IA)-	Read Low Width (Interrupt Acknowledge)	390				
25	ThIA(RD)	INTACK 1 to RD 1 Hold Time	30		2 0		
26	ThIEI(RD)	IEI Hold Time to RD !	20		10		
27	TdRD(INT)	RD 1 to INT 1 Delay		90 0		800	
28	TdDCST	Interrupt Daisy Chain Settle Time	3 50		250		4

NOTES:

for the lowest priority peripheral, and TdIEI(IEO, for each peripheral separating them in the chain.

- † Units in nanoseconds (ns).
- Timings are preliminary and subject to change




Figure 43. Non-Z-BUS Interrupt Acknowledge Timing

^{4.} The parameter for the devices in any particular daisy chain must meet the following constraint: The delay from INTACK 1 to RD 1 must be greater than the sum of Td1, IEO) for the highest priority peripheral, TsIEI(RD)

AC C	Characteristics							
No.	Symbol	Parameter	Min	MHz Max	Min	MH2 Max	Notes*†	
29	TdMW(INT)	Message Write to INT Delay	.,				5,6	
30	TdDC(INT)	Data Direction Change to INT Delay					5,7	
31	TdPMW(INT)	Pattern Match (Write Case) to INT Delay					5	
32-	-TdPMR(INT)-	—Pattern Match (Read Case) to INT Delay ———					5	
33	TdSC(INT)	Status Compare to INT Delay					5,7	
34	TdER(INT)	Error to INT Delay					5,7	
35	TdEM(INT)	Empty to INT Delay					5,7	
36	TdFL(INT)	Full to INT Delay					5,7	
37	TdSO(INT)	State 0 to INT Delay						

[†] Units in nanoseconds (ns).




Figure 44. FIO Non-Z-BUS Interrupt Timing

NOTES:
5. Delay number is valid for State 0 only.
6. Write is from other side of FIO.
7. Write can be from either side, depending on programming of

^{*} Timings are preliminary and subject to change.

			4	4 MHz		6 MHz	
No.	Symbol	Parameter	Min	Max	Min	Max	Notes*†
1	TdCE(WT)	CE ↓ to WAIT Active		200		170	
2	TdRD1(WT)	$\overline{ ext{RD}}$ l † or $\overline{ ext{WR}}$ l † to $\overline{ ext{WAIT}}$ Inactive		1000		1000	
3	TdACK(WT)	ACKIN I to WAIT Inactive		1000		1000	1
4-	-TdRD(REQ)	RD or WR to REQ Inactive	<u>.</u>	 35 0		<u> — 30</u> 0 —	
5	TdRD1(REQ)	RDI 1 or WRI 1 to REQ Active		1000		1000	
6	TdACK(REQ)	ACKIN ↓ to REQ Active		1000		1000	
7	TdDAC(RD)	DACK I to RD I or WR I	100		8 0		
8-	TSU(WR)	— Data Setup Time to WR———————	200 -				
9	Th(WR)	Data Hold Time to $\overline{\sf WR}$	30			20	
10	TdDMA	RD I to Valid Data		150		100	· 2
11	TdDMA(DRH)	RD 1 to Data Not Valid	0		0		2
12	TdDMA(DRZ)	RD 1 to Data Bus Float		7 0		45	2

NOTES:

† Units in nanoseconds (ns).




Figure 45. Non-Z-BUS Request/Wait Timing

^{1.} The delay is from DAV 1 for 3-Wire Input Handshake. The delay is from DAC 1 for 3-Wire Output Handshake.
2. Only when DACK is active.

^{*} Timings are preliminary and subject to change.

AC (AC Characteristics							
No.	Symbol	Parameter	4 l Min	MHz Max	6 l Min	MHz Max	Notes*†	
1	TdWR(RD)	Delay from WR 1 to RD ↓	100		70		-	
2	TdRD(WR)	Delay from RD 1 to WR 1	100		7 0			
3	TwRD + WR	Width of RD and WR, both Low for Reset	500		35 0			

- NOTES:
 Timings are preliminary and subject to change.
 Units in nanoseconds (ns).




Figure 46. Non-Z-BUS Reset Timing

AC (AC Characteristics								
No.	Symbol	Parameter	4 M Min	Hz Max	6 ! Min	MHz Max	Notes*†		
1	TwCLR	Width of Clear to Reset FIFO	700		700				
2	TdOE(DO)	OE ↓ to Data Bus Driven		210		210			
3	TdOE(DRZ)	OE 1 to Data Bus Float		150		150			
٠ 4	TdCLR(ACK)	CLEAR 1 to ACKIN 1	800		800				

- NOTES
 * Timings are preliminary and subject to change.
 † Units in nanoseconds (ns).




Figure 47. Port 2 Side Operation

AC (Characteristics						
No.	Symbol	Parameter	4 Min	MHz Max	6 1 Min	MHz Max	Notes*†
1	TsDI(ACK)	Data Input to ACKIN 1 to Setup Time	5 0		50	•	
2	TdACKf(RFD)	ACKIN I to RFD I Delay	0	5 00	0	50 0	
3	TdRFDr(ACK)	RFD 1 to ACKIN Delay	0		0		
4	-TsDO(DAV)	-Data Out to DAV Setup Time	—5 0 —		2 5		
5	TdDAVi(ACK)	DAV ↓ to ACKIN ↓ Delay	0		0		
6	ThDO(ACK)	Data Out to ACKIN Hold Time	5 0		5 0		
7	TdACK(DAV)	ACKIN 4 to DAV 1 Delay	0	500	0	50 0	
8-	-ThDI(RFD)-	–Data Input to RFD ↓ Hold Time	<u> </u>		0 		
9	TdRFDf(ACK)	RFD I to ACKIN 1 Delay	0		0		
10	TdACKr(RFD)	ACKIN 1 (DAV 1) to RFD 1 Delay—Interlocked and 3-Wire Handshake	. 0	4 00	0	4 00	
11	TdDAVr(ACK)	DAV 1 to ACKIN 1 (RFD 1)	0		0		
12-	-TdACKr(DAV)-	-ACKIN 1 to DAV I	 0	800	<u> </u>	<u> — 8</u> 00 —	
13	TdACKf(Empty)	ACKIN ↓ to Empty	0		0		
14	TdACKf(Full)	ACKIN ↓ to Full	0		0		
15	TcACK	ACKIN Cycle Time	1		1		1




Figure 48. 2-Wire Handshake (Port 2 Side Only) Output




Figure 49. 2-Wire Handshake (Port 2 Side Only) Input

NOTES:
* Timings are preliminary and subject to change.
† Units in nanoseconds (ns), except as noted.
1. Units in microseconds.

AC Characteristics 4 MHz 6 MHz No. Symbol **Parameter** Min Max Min Max Notes*† Data Input to DAV | Setup Time TsDI(DAV) 1 50 **5**0 DAV I to RFD I Delay 2 TdDAVI(RFD) 0 500 0 500 TdDĀVi(DĀC) DĀV ↓ to DĀC ↑ Delay 0 500 0 500 -ThDI(DAC) — Data In to DAC 1 Hold Time 0 0 TdDACIr(DAV) DAC ! to DAV ! Delay 0 0 6 TdDĀVIr(DĀC) DĀV ↑ to DĀC ↓ Delay 0 500 0 500 TdDAVIr(RFD) DAV 1 to RFD 1 Delay 0 500 0 500 8--- TdRFDI(DAV)----RFD 1 to DAV | Delay 0 0 Data Out to DAV I 9 TsDO(DAC) TdDAVOf(RFD) DAV I to RFD I Delay 10 0 0 11 TdDAVOf(DAC) DAV ↓ to DAC ↑ Delay 0 0 12-ThDO(DAC)-Data Out to DAC 1 Hold Time TdDACOr(DAV) DAC 1 to DAV 1 Delay 13 400 400 TdDAVOr(DAC) DAV ↑ to DAC ↓ Delay 14 0 0 TdDAVOr(RFD) DAV 1 to RFD 1 Delay 15 0 0 16 TdRFDO(DAV) RFD t to DAV | Delay 0 800 0 800

NOTES:

¹ Units in nanoseconds ins




Figure 50. 3-Wire Handshake Input




Figure 51. 3-Wire Handshake Output

^{*} Timings are preliminary and subject to change.

MIL-STD-883 MILITARY PROCESSED PRODUCT

- Mil-Std-883 establishes uniform methods and procedures for testing microelectronic devices to insure the electrical, mechanical, and environmental integrity and reliability that is required for military applications.
- Mil-Std-883 Class B is the industry standard product assurance level for military ground and aircraft application.
- The total reliability of a system depends upon tests that are designed to stress specific quality and reliability concerns that affect microelectronic products.
- The following tables detail the 100% screening and electrical tests, sample electrical tests, and Qualification/Quality Conformance testing required.

Zilog Military Product Flow




Table I MIL-STD-883 Class B Screening Requirements Method 5004

Test	Mil-Std-883 Method	Test Condition	Requirement
Internal Visual	2010	Condition B	100%
Stabilization Bake	1008	Condition C	100%
Temperature Cycle	1010	Condition C	100%
Constant Acceleration (Centrifuge)	2001	Condition E or D ^(Note 1) , Y ₁ Axis Only	100%
Initial Electrical Tests		Zilog Military Electrical Specification Static/DC T _C = +25°C	100%
Burn-In	1015	Condition C or D (Note 2), 160 hours $T_A = +125$ °C	100%
Interim Electrical Tests		Zilog Military Electrical Specification Static/DC T _C = +25 °C	100%
PDA Calculation		PDA = 5%	100%
Final Electrical Tests		Zilog Military Electrical Specification Static/DC T _C = +125°C, -55°C Functional, Switching/AC T _C = +25°C	100%
Fine Leak	1014	Condition B	100%
Gross Leak	1014	Condition C	100%
Quality Conformance Inspection (QC	:1)		
Group A Each Inspection Lot	5005	(See Table II)	Sample
Group B Every Week	5005	(See Table III)	Sample
Group C Periodically (Note 3)		(See Table IV)	Sample
Group D Periodically (Note 3)	5005	(See Table V)	Sample
External Visual	2009		100%
QA—Ship			100%

NOTES:

- 1. Applies to larger packages which have an inner seal or cavity perimeter of two inches or more in total length or have a package mass of ≥ 5 grams.
- 2. Fully compliant to Mil-Std-883 Revision C requirements.
- 3. Performed periodically as required by Mil-Std-883, paragraph 1.2.1 b(17).

Table II Group A Sample Electrical Tests MIL-STD-883 Method 5005

Subgroup	Tests	Temperature (T _C)	LTPD Max Accept = 2
Subgroup 1	Static/DC	+25°C	2
Subgroup 2	Static/DC	+ 125°C	3
Subgroup 3	Static/DC	-55°C	5
Subgroup 7	Functional	+25°C	2
Subgroup 8	Functional	- 55°C and + 125°C	5
Subgroup 9	Switching/AC	+25°C	2
Subgroup 10	Switching/AC	+ 125°C	3
Subgroup 11	Switching/AC	-55°C	5

NOTES.

- The specific parameters to be included for tests in each subgroup shall be as specified in the applicable detail electrical specification. Where no parameters have been identified in a particular subgroup or test within a subgroup, no Group A testing is required for that subgroup or test.
- A single sample may be used for all subgroup testing. Where required size exceeds the lot size, 100% inspection shall be allowed
- Group A testing by subgroup or within subgroups may be performed in any sequence unless otherwise specified

Table III Group B Sample Test Performed Every Week to Test Construction and Insure Integrity of Assembly Process. MIL-STD-883 Method 5005

Subgroup	Mil-Std-883 Method	Test Condition	Quantity or LTPD/Max Accept
Subgroup 1 Physical Dimensions	2016		2/0
Subgroup 2 Resistance to Solvents	2015		4/0
Subgroup 3 Solderability	2003	Solder Temperature + 245°C ± 5°C	15 ^(Note 1)
Subgroup 4 Internal Visual and Mechanical	2014		1/0
Subgroup 5 Bond Strength	2011	С	15(Note 2)
Subgroup 6(Note 3) Internal Water Vapor Content	1018	1000 ppm. maximum at +100°C	3/0 or 5/1
Subgroup 7 ^(Note 4) Seal 7a) Fine Leak 7b) Gross Leak	1014	7a) B 7b) C	5
Subgroup 8 (Note 5) Electrostatic Discharge Sensitivity	3015	Zilog Military Electrical Specification Static/DC T _C = +25°C A = 20-2000V B = >2000V Zilog Military Electrical Specification Static/DC T _C = +25°C	15/0

NOTES.

- 1. Number of leads inspected selected from a minimum of 3 devices.
- 2. Number of bond pulls selected from a minimum of 4 devices
- 3. Test applicable only if the package contains a dessicant.
- 4 Test not required if either 100% or sample seal test is performed between final electrical tests and external visual during Class B screening
- 5. Test required for initial qualification and product redesign.

Table IV Group C Sample Test Performed Periodically to Verify Integrity of the Die. MIL-STD-883 Method 5005

Subgroup	Mil-Std-883 Method	Test Condition	Quantity or LTPD/Max Accep
Subgroup 1			
Steady State Operating Life	1005	Condition C or D (Note 1), 1000 ho + 125°C	ours at +125 C
End Point Electrical Tests		Zilog Military Electrical Specification $T_C = +25$ °C, $+125$ °C, -55 °C	
Subgroup 2			
Temperature Cycle	1010	Condition C	
Constant Acceleration (Centrifuge)	2001	Condition E or D ^(Note 2) , Y ₁ Axis Only	
Seal	1014		15
2a) Fine Leak 2b) Gross Leak		2a) Condition B 2b) Condition C	
Visual Examination	1010 or 1011		
End Point Electrical Tests		Zilog Military Electrical Specification T _C = +25°C, +125°C, -55°C	

NOTE:

- 1. Fully compliant to Mil--Std-883 Revision C requirements.
- 2. Applies to larger packages which have an inner seal or cavity perimeter of two inches or more in total length or have a package mass of ≥ 5 grams.


Table V Group D Sample Test Performed Periodically to Insure Integrity of the Package. MIL-STD-883 Method 5005

Subgroup	Mil-Std-883 Method	Test Condition	Quantity or LTPD/Max Accep
Subgroup 1		-	
Physical Dimensions	2016		15
Subgroup 2 Lead Integrity	2004	Condition B ₂ or D ^(Note 1)	15
Subgroup 3 Thermal Shock	1011	Condition B minimum, 15 cycles minimum	
Temperature Cycling	1010	Condition C, 100 cycles minimum	15
Moisture Resistance	1004		
Seal 3a) Fine Leak 3b) Gross Leak	1014	3a) Condition B 3b) Condition C	
Visual Examination	1004 or 1010		
End Point Electrical Tests		Zilog Military Electrical Specification $T_C = +25$ °C, $+125$ °C, -55 °C	
Subgroup 4			
Mechanical Shock	2002	Condition B minimum	
Vibration Variable Frequency	2007	Condition A minimum	
Constant Acceleration (Centrifuge)	2001	Condition E or D ^(Note 2) , Y ₁ Axis Only	15
Seal 4a) Fine Leak 4b) Gross Leak	1014	4a) Condition B 4b) Condition C	
Visual Examination	1010 or 1011		
End Point Electrical Tests		Zilog Military Electrical Specification T _C = +25°C, +125°C, -55°C	
Subgroup 5 Salt Atmosphere	1009	Condition A minimum	
Seal 5a) Fine Leak 5b) Gross Leak	1014	5a) Condition B 5b) Condition C	15
Visual Examination	1009		
Subgroup 6 Internal Water Vapor Content	1018	5,000 ppm. maximum water content at +100°C	3/0 or 5/1
Subgroup 7 ^(Note 3) Adhesion of Lead Finish	2025		15 ^(Note 4)
Subgroup 8 ^(Note 5) Lid Torque	2024		5/0


NOTES

- 1. Lead Integrity Condition D for leadless chip carriers.
- Applies to larger packages which have an inner seal or cavity perimeter of two inches or more in total length or have a package mass of ≥5 grams.
- 3. Not applicable to leadless chip carriers.
- 4. LTPD based on number of leads.
- 5. Not applicable for solder seal packages.

PACKAGING INFORMATION



40-Pin Ceramic Dual In-line Package (DIP)



44-Pin Ceramic Leadless Chip Carrier (LCC)

ORDERING INFORMATION

Z8038 Z-FIO, 4 MHz 40-pin DIP Z0803804CMB

Z8038 Z-FIO, 6 MHz

40-pin DIP 44-pin LCC Z0803806CME Z0803806LME Z0803806LMB Z0803806CMB

Z8538 FIO, 6 MHz

40-pin DIP 44-pin LCC Z0853806LME Z0853806CME Z0853806CMB Z0853806LMB

Codes

PACKAGE

D = Cerdip P = Plastic

V = Plastic Chip Carrier

Longer Lead Time

C = Ceramic

F = Plastic Quad Flat Pack

G = Ceramic PGA (Pin Grid Array)

L = Ceramic LCC

Q = Ceramic Quad-in-Line

R = Protopack

T = Low Profile Protopack

TEMPERATURE

 $S = 0^{\circ}C \text{ to } +70^{\circ}C$

Longer Lead Time E = -40°C to +85°C

M = -55°C to +125°C

ENVIRONMENTAL

C = Plastic Standard

E = Hermetic Standard

Longer Lead Time

A = Hermetic Stressed


B = 833 Class B Military

D = Plastic Stressed

J = JAN 38510 Military

Example:

Z803804CMB is a 8038, 4 MHz, Ceramic, -55°C to +125°C, 833 Class B Flow.



ZILOG DOMESTIC SALES OFFICES AND TECHNICAL CENTERS

CALIFORNIA Campbell 408-370-8016 Costa Mesa......714-261-1281 COLORADO Boulder......303-494-2905 FLORIDA Largo 813-585-2533 **GEORGIA** Atlanta......404-451-8425 ILLINOIS Schaumburg......312-885-8080 **MASSACHUSETTS** Burlington......617-273-4222 MINNESOTA Edina......612-831-7611 **NEW JERSEY** Hasbrouck Heights......201-288-3737 Mt. Laurel.......609-778-8070 OHIO Seven Hills......216-447-1480

Richardson.....214-231-9090

INTERNATIONAL SALES OFFICES

CANADA	
Toronto	416-673-0634
GERMANY	
Munich	49-89-612-6046
JAPAN	
Tokyo	81-3-587-0528
HONG KONG	
Kowloon	852-3-723-8979
R.O.C.	
Taiwan	886-2-731-2420
UNITED KINGDOM	
Maidenhead	44-628-39200

©1987 by Zilog, Inc. All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of Zilog.

The information contained herein is subject to change without notice. Zilog assumes no responsibility for the use of any circuitry embodied in a Zilog product. No other circuit patent licenses are implied.

All specifications (parameters) are subject to change without notice. The applicable Zilog test documentation will specify which parameters are tested.

Zilog, Inc. 210 Hacienda Ave., Campbell, California 95008-6609

Telephone (408) 370-8000 TWX 910-338-7621