

# DATA SHEET

# NEC

# MOS INTEGRATED CIRCUIT MC-422000F32

## 2 M-WORD BY 32-BIT DYNAMIC RAM MODULE HYPER PAGE MODE (EDO)

### Description

The MC-422000F32 is a 2,097,152 words by 32 bits dynamic RAM module on which 4 pieces of 16 M DRAM:  $\mu$ PD4218165 are assembled.

This module provides high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

### Features

- Hyper page mode (EDO)
- 2,097,152 words by 32 bits organization
- Fast access and cycle time

Family	Access time (MAX.)	R/W cycle time (MIN.)	Hyper page mode (EDO) Cycle Time (MIN.)	Power consumption (MAX.)	
				Active	Standby
MC-422000F32-60	60 ns	104 ns	25 ns	1,782 mW	22 mW
MC-422000F32-70	70 ns	124 ns	30 ns	1,672 mW	(CMOS level input)

- 1,024 refresh cycles/16 ms
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$  only refresh, Hidden refresh
- 72-pin single in-line memory module (Pin pitch = 1.27 mm)
- Single +5.0 V  $\pm$ 0.5 V power supply
- Access time can be distinguished with characteristics of PD-pins (PD0 to PD3)


### Ordering Information

Part number	Access time (MAX.)	Package	Mounted devices
MC-422000F32BA-60	60 ns	72-pin Single In-line Memory Module (Socket Type) Edge connector: Solder coating (HAL)	4 pieces of $\mu$ PD4218165LE (400 mil SOJ) [Double side]
MC-422000F32BA-70	70 ns		
MC-422000F32FA-60	60 ns	72-pin Single In-line Memory Module (Socket Type) Edge connector: Gold plating	
MC-422000F32FA-70	70 ns		

The information in this document is subject to change without notice.

Pin Configuration

72-pin Single In-line Memory Module Socket Type (Edge connector: Solder coating, Gold plating)




- A0 - A9 : Address Inputs
- I/O0 - I/O31 : Data Inputs/Outputs
- $\overline{\text{CAS0}} - \overline{\text{CAS3}}$  : Column Address Strobe
- $\overline{\text{RAS0}} - \overline{\text{RAS3}}$  : Row Address Strobe
- $\overline{\text{WE}}$  : Write Enable
- Vcc : Power Supply
- GND : Ground
- NC : No Connection

The internal connection of PD pins (PD0 to PD3) depends on access time.

Pin Name	Pin No.	Access Time	
		60 ns	70 ns
PD0	67	NC	NC
PD1	68	NC	NC
PD2	69	NC	GND
PD3	70	NC	NC

Block Diagram



Remark D0 - D3:  $\mu$ PD4218165

**Electrical Specifications**

- All voltages are referenced to GND.
- After power up, wait more than 100  $\mu$ s ( $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  inactive) and then, execute eight  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  or  $\overline{\text{RAS}}$  only refresh cycles as dummy cycles to initialize internal circuit.

**Absolute Maximum Ratings**

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	$V_T$		-1.0 to +7.0	V
Supply voltage	$V_{CC}$		-1.0 to +7.0	V
Output current	$I_O$		50	mA
Power dissipation	$P_D$		4	W
Operating ambient temperature	$T_A$		0 to +70	$^{\circ}$ C
Storage temperature	$T_{STG}$		-55 to +125	$^{\circ}$ C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

**Recommended Operating Conditions**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	$V_{CC}$		4.5	5.0	5.5	V
High level input voltage	$V_{IH}$		2.4		$V_{CC} + 1.0$	V
Low level input voltage	$V_{IL}$		-1.0		+0.8	V
Operating ambient temperature	$T_A$		0		70	$^{\circ}$ C

**Capacitance ( $T_A = 25^{\circ}$ C,  $f = 1$  MHz)**

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	$C_{I1}$	A0 - A9			40	pF
	$C_{I2}$	$\overline{\text{WE}}$			48	
	$C_{I3}$	$\overline{\text{RAS0}} - \overline{\text{RAS3}}$			22	
	$C_{I4}$	$\overline{\text{CAS0}} - \overline{\text{CAS3}}$			29	
Data input/output capacitance	$C_{IO}$	I/O0 - I/O31			26	pF

DC Characteristics (Recommended operating conditions unless otherwise noted)


Parameter	Symbol	Test Condition	MIN.	MAX.	Unit	Notes
Operating current	I <sub>CC1</sub>	$\overline{RAS}, \overline{CAS}$ Cycling $t_{RC} = t_{RC(MIN)}, I_O = 0 \text{ mA}$	$t_{RAC} = 60 \text{ ns}$	324	mA	1, 2, 3
			$t_{RAC} = 70 \text{ ns}$	304		
Standby current	I <sub>CC2</sub>	$\overline{RAS}, \overline{CAS} \geq V_{IH(MIN)}, I_O = 0 \text{ mA}$		8.0	mA	
		$\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}, I_O = 0 \text{ mA}$		4.0		
$\overline{RAS}$ only refresh current	I <sub>CC3</sub>	$\overline{RAS}$ Cycling, $\overline{CAS} \geq V_{IH(MIN)}$ $t_{RC} = t_{RC(MIN)}, I_O = 0 \text{ mA}$	$t_{RAC} = 60 \text{ ns}$	324	mA	1, 2, 3, 4
			$t_{RAC} = 70 \text{ ns}$	304		
Operating current (Hyper page mode (EDO))	I <sub>CC4</sub>	$\overline{RAS} \leq V_{IL(MAX)}, \overline{CAS}$ Cycling $t_{HPC} = t_{HPC(MIN)}, I_O = 0 \text{ mA}$	$t_{RAC} = 60 \text{ ns}$	224	mA	1, 2, 5
			$t_{RAC} = 70 \text{ ns}$	204		
$\overline{CAS}$ before $\overline{RAS}$ refresh current	I <sub>CC5</sub>	$\overline{RAS}$ Cycling $t_{RC} = t_{RC(MIN)}, I_O = 0 \text{ mA}$	$t_{RAC} = 60 \text{ ns}$	324	mA	1, 2
			$t_{RAC} = 70 \text{ ns}$	304		
Input leakage current	I <sub>IL</sub>	$V_I = 0 \text{ to } 5.5 \text{ V}$ All other pins not under test = 0 V	-10	+10	$\mu\text{A}$	
Output leakage current	I <sub>OL</sub>	$V_O = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z)	-10	+10	$\mu\text{A}$	
High level output voltage	V <sub>OH</sub>	$I_O = -2.5 \text{ mA}$	2.4		V	
Low level output voltage	V <sub>OL</sub>	$I_O = +2.1 \text{ mA}$		0.4	V	

- Notes 1.** I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC5</sub> depend on cycle rates (t<sub>RC</sub> and t<sub>HPC</sub>).
2. Specified values are obtained with outputs unloaded.
  3. I<sub>CC1</sub> and I<sub>CC3</sub> are measured assuming that address can be changed once or less during  $\overline{RAS} \leq V_{IL(MAX)}$  and  $\overline{CAS} \geq V_{IH(MIN)}$ .
  4. I<sub>CC3</sub> is measured assuming that all column address inputs are held at either high or low.
  5. I<sub>CC4</sub> is measured assuming that all column address inputs are switched only once during each hyper page (EDO) cycle.


AC Characteristics (Recommended operating conditions unless otherwise noted)

AC Characteristics Test Conditions


(1) Input timing specification



(2) Output timing specification



(3) Output load condition



Common to Read, Write Cycle

Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Read/Write Cycle Time	t <sub>RC</sub>	104	–	124	–	ns	
$\overline{\text{RAS}}$ Precharge Time	t <sub>RP</sub>	40	–	50	–	ns	
$\overline{\text{CAS}}$ Precharge Time	t <sub>CPN</sub>	10	–	10	–	ns	
$\overline{\text{RAS}}$ Pulse Width	t <sub>RAS</sub>	60	10,000	70	10,000	ns	
$\overline{\text{CAS}}$ Pulse Width	t <sub>CAS</sub>	10	10,000	12	10,000	ns	
$\overline{\text{RAS}}$ Hold Time	t <sub>RSH</sub>	10	–	12	–	ns	
$\overline{\text{CAS}}$ Hold Time	t <sub>CSH</sub>	40	–	50	–	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t <sub>RCO</sub>	14	45	14	52	ns	1
$\overline{\text{RAS}}$ to Column Address Delay Time	t <sub>RAD</sub>	12	30	12	35	ns	1
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t <sub>CRP</sub>	5	–	5	–	ns	2
Row Address Setup Time	t <sub>ASR</sub>	0	–	0	–	ns	
Row Address Hold Time	t <sub>RAH</sub>	10	–	10	–	ns	
Column Address Setup Time	t <sub>ASC</sub>	0	–	0	–	ns	
Column Address Hold Time	t <sub>CAH</sub>	10	–	12	–	ns	
$\overline{\text{CAS}}$ to Data Setup Time	t <sub>CLZ</sub>	0	–	0	–	ns	
Transition Time (Rise and Fall)	t <sub>r</sub>	1	50	1	50	ns	
Refresh Time	t <sub>REF</sub>	–	16	–	16	ms	

**Notes 1.** For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD(MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD(MAX.)}}$	$t_{\text{RAC(MAX.)}}$	$t_{\text{RAC(MAX.)}}$
$t_{\text{RAD}} > t_{\text{RAD(MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD(MAX.)}}$	$t_{\text{AA(MAX.)}}$	$t_{\text{RAD}} + t_{\text{AA(MAX.)}}$
$t_{\text{RCD}} > t_{\text{RCD(MAX.)}}$	$t_{\text{CAC(MAX.)}}$	$t_{\text{RCD}} + t_{\text{CAC(MAX.)}}$

$t_{\text{RAD(MAX.)}}$  and  $t_{\text{RCD(MAX.)}}$  are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time ( $t_{\text{RAC}}$ ,  $t_{\text{AA}}$  or  $t_{\text{CAC}}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{\text{RAD}} \geq t_{\text{RAD(MAX.)}}$  and  $t_{\text{RCD}} \geq t_{\text{RCD(MAX.)}}$  will not cause any operation problems.

2.  $t_{\text{CRP(MIN.)}}$  requirement is applied to  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  cycles.

**Read Cycle**

Parameter	Symbol	$t_{\text{RAC}} = 60 \text{ ns}$		$t_{\text{RAC}} = 70 \text{ ns}$		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Access Time from $\overline{\text{RAS}}$	$t_{\text{RAC}}$	–	60	–	70	ns	1
Access Time from $\overline{\text{CAS}}$	$t_{\text{CAC}}$	–	15	–	18	ns	1
Access Time from Column Address	$t_{\text{AA}}$	–	30	–	35	ns	1
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	$t_{\text{RAL}}$	30	–	35	–	ns	
Read Command Setup Time	$t_{\text{RCS}}$	0	–	0	–	ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	$t_{\text{RRH}}$	0	–	0	–	ns	2
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	$t_{\text{RCH}}$	0	–	0	–	ns	2

**Notes 1.** For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD(MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD(MAX.)}}$	$t_{\text{RAC(MAX.)}}$	$t_{\text{RAC(MAX.)}}$
$t_{\text{RAD}} > t_{\text{RAD(MAX.)}}$ and $t_{\text{RCD}} \leq t_{\text{RCD(MAX.)}}$	$t_{\text{AA(MAX.)}}$	$t_{\text{RAD}} + t_{\text{AA(MAX.)}}$
$t_{\text{RCD}} > t_{\text{RCD(MAX.)}}$	$t_{\text{CAC(MAX.)}}$	$t_{\text{RCD}} + t_{\text{CAC(MAX.)}}$

$t_{\text{RAD(MAX.)}}$  and  $t_{\text{RCD(MAX.)}}$  are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time ( $t_{\text{RAC}}$ ,  $t_{\text{AA}}$  or  $t_{\text{CAC}}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{\text{RAD}} \geq t_{\text{RAD(MAX.)}}$  and  $t_{\text{RCD}} \geq t_{\text{RCD(MAX.)}}$  will not cause any operation problems.

2. Either  $t_{\text{RCH(MIN.)}}$  or  $t_{\text{RRH(MIN.)}}$  should be met in read cycles.

**Write Cycle**

Parameter	Symbol	$t_{\text{RAC}} = 60 \text{ ns}$		$t_{\text{RAC}} = 70 \text{ ns}$		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
$\overline{\text{WE}}$ Hold Time Referenced to $\overline{\text{CAS}}$	$t_{\text{WCH}}$	10	–	10	–	ns	1
$\overline{\text{WE}}$ Setup Time	$t_{\text{WCS}}$	0	–	0	–	ns	2
Data-in Setup Time	$t_{\text{DS}}$	0	–	0	–	ns	3
Data-in Hold Time	$t_{\text{DH}}$	10	–	10	–	ns	3

**Notes 1.** In early write cycles,  $t_{\text{WCH(MIN.)}}$  should be met.

2. If  $t_{\text{WCS}} \geq t_{\text{WCS(MIN.)}}$ , the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.

3.  $t_{\text{DS(MIN.)}}$  and  $t_{\text{DH(MIN.)}}$  are referenced to the  $\overline{\text{CAS}}$  falling edge in early write cycles.

Hyper Page Mode (EDO)

Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Read/Write Cycle Time	t <sub>HPC</sub>	25	-	30	-	ns	1
$\overline{\text{RAS}}$ Pulse Width	t <sub>RASP</sub>	60	125,000	70	125,000	ns	
$\overline{\text{CAS}}$ Pulse Width	t <sub>HCAS</sub>	10	10,000	12	10,000	ns	
$\overline{\text{CAS}}$ Precharge Time	t <sub>CP</sub>	10	-	10	-	ns	
Access Time from $\overline{\text{CAS}}$ Precharge	t <sub>ACP</sub>	-	35	-	40	ns	
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t <sub>RHCP</sub>	35	-	40	-	ns	
Data Output Hold Time	t <sub>DHC</sub>	5	-	5	-	ns	
Output Buffer Turn-off Delay from $\overline{\text{WE}}$	t <sub>WEZ</sub>	0	13	0	15	ns	2, 3
$\overline{\text{WE}}$ Pulse Width	t <sub>WPZ</sub>	10	-	10	-	ns	3
Output Buffer Turn-off Delay from $\overline{\text{RAS}}$	t <sub>OFR</sub>	0	13	0	15	ns	2, 3
Output Buffer Turn-off Delay from $\overline{\text{CAS}}$	t <sub>OFC</sub>	0	13	0	15	ns	2, 3

Notes 1. t<sub>HPC(MIN.)</sub> is applied to  $\overline{\text{CAS}}$  access.

2. t<sub>OFC(MAX.)</sub>, t<sub>OFR(MAX.)</sub> and t<sub>WEZ(MAX.)</sub> define the time when the output achieves the conditions of Hi-Z and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
3. To make I/Os to Hi-Z in read cycle, it is necessary to control  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ ,  $\overline{\text{WE}}$  as follows. The effective specification depends on state of each signal.
  - (1) Both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are inactive (at the end of the read cycle)
    - $\overline{\text{WE}}$ : inactive
    - t<sub>OFC</sub> is effective when  $\overline{\text{RAS}}$  is inactivated before  $\overline{\text{CAS}}$  is inactivated.
    - t<sub>OFR</sub> is effective when  $\overline{\text{CAS}}$  is inactivated before  $\overline{\text{RAS}}$  is inactivated.
  - (2) Both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are inactive or  $\overline{\text{RAS}}$  is active and  $\overline{\text{CAS}}$  is inactive (at the end of read cycle)
    - $\overline{\text{WE}}$ : active and either t<sub>RRH</sub> or t<sub>TRCH</sub> must be met ..... t<sub>WEZ</sub> and t<sub>WPZ</sub> are effective.


Refresh Cycle

Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
$\overline{\text{CAS}}$ Setup Time	t <sub>CSR</sub>	5	-	5	-	ns	
$\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh)	t <sub>CHR</sub>	10	-	10	-	ns	
$\overline{\text{RAS}}$ Precharge $\overline{\text{CAS}}$ Hold Time	t <sub>RPC</sub>	5	-	5	-	ns	
$\overline{\text{WE}}$ Hold Time	t <sub>WHR</sub>	15	-	15	-	ns	


**Timing Chart**  
Please refer to Timing Chart 7, page 445.

Package Drawing

72 PIN SINGLE IN-LINE MODULE (SOCKET TYPE)



detail of (A) Part



ITEM	MILLIMETERS	INCHES
A	107.95±0.13	4.250±0.006
B	101.19	3.984
C	44.45	1.750
D	6.35	0.250
E	44.45	1.750
G	10.16	0.400
H	1.27 (T.P.)	0.050 (T.P.)
I	6.35	0.250
J	2.03	0.080
K	6.35	0.250
M	25.4	1.000
N	9.0 MAX.	0.355 MAX.
P	R1.57	R0.062
S	φ3.18	φ0.125
T	1.27 <sup>+0.1</sup> <sub>-0.08</sub>	0.050±0.004
V	0.25 MAX.	0.010 MAX.
W	1.04±0.05	0.041±0.002
X	3.15 MIN.	0.124 MIN.
Y	3.17 MIN.	0.124 MIN.

M72B-50A45