# DP8406 (54F/74F632) 32-Bit Parallel Error Detection and Correction Circuit

### **General Description**

The DP8406 device is a 32-bit parallel error detection and correction circuit (EDAC) in a 52-pin or 68-pin package. The EDAC uses a modified Hamming code to generate a 7-bit check word from a 32-bit data word. This check word is stored along with the data word during the memory write cycle. During the memory read cycle, the 39-bit words from memory are processed by the EDAC to determine if errors have occurred in memory.

Single-bit errors in the 32-bit data word are flagged and corrected

Single-bit errors in the 7-bit check word are flagged, and the CPU sends the EDAC through the correction cycle even though the 32-bit data word is not in error. The correction cycle will simply pass along the original 32-bit data word in this case and produce error syndrome bits to pinpoint the error-generating location.

Dual-bit errors are flagged but not corrected. These errors may occur in any two bits of the 39-bit word from memory (two errors in the 32-bit data word, two errors in the 7-bit check word, or one error in each word). The gross-error condition of all LOWs or all HIGHs from memory will be

detected. Otherwise, errors in three or more bits of the 39-bit word are beyond the capabilities of these devices to detect.


Read-modify-write (byte-control) operations can be performed by using output latch enable, LEDBO, and the individual  $\overline{OEB_0}$  through  $\overline{OEB_0}$  byte control pins.

Diagnostics are performed on the EDACs by controls and internal paths that allow the user to read the contents of the Data Bit and Check Bit input latches. These will determine if the failure occurred in memory or in the EDAC.

### **Features**

- Detects and corrects single-bit errors
- Detects and flags dual-bit errors
- Built-in diagnostic capability
- Fast write and read cycle processing times
- Byte-write capability
- Guaranteed 4000V minimum ESD protection
- Fully pin and function compatible with TI's SN74ALS632A thru SN74ALS635 series


### **Simplified Functional Block**



TL/F/9579-9

Device	Package	Byte-Write	Output
DP8406	52-Pin	yes	TRI-STATE®
DP8406	68-Pin	yes	TRI-STATE®

### **Logic Symbol**




TI /F/9579-1

### Unit Loading/Fan Out


			54F/74F
Pin Names	Description	U.L. HIGH/LOW	Input I <sub>IH</sub> /I <sub>IL</sub> Output I <sub>OH</sub> /I <sub>OL</sub>
CB <sub>0</sub> -CB <sub>6</sub>	Check Word Bit, Input	3.5/1.083	70 μΑ/ 650 μΑ
	or TRI-STATE® Output	150/40 (33.3)	-3 mA/24 mA (20 mA)
DB <sub>0</sub> -DB <sub>31</sub>	Data Word Bit, Input	3.5/1.083	70 μΑ/ -650 μΑ
	or TRI-STATE Output	150/40 (33.3)	-3 mA/24 mA (20 mA)
OEB <sub>0</sub> -OEB <sub>3</sub>	Output Enable Data Bits	1.0/1.0	20 μA/ – 0.6 mA
LEDBO	Output Latch Enable Data Bit	1.0/1.0	A/0.6 mA عبر 20
OECB	Output Enable Check Bit	1.0/1.0	20 μA/ – 0.6 mA
S <sub>0</sub> , S <sub>1</sub>	Select Pins	1.0/1.0	20 μA/ – 0.6 mA
ERR	Single Error Flag	50/33.3	-1 mA/20 mA
MERR	Multiple Error Flag	50/33.3	-1 mA/20 mA

### **Connection Diagrams**



Order Number DP8406QV (74F632QC) See NS Package Number V52A

Pin Assignment for LCC and PCC 68-Pin



NC-No internal connection


TL/F/9579-8

Order Number DP8406V (74F632VC) See NS Package Number V68A

TL/F/9579-3

### Connection Diagram (Continued)

#### Pin Assignment for Side Brazed DIP



### **Functional Description**

#### MEMORY WRITE CYCLE DETAILS

During a memory write cycle, the check bits (CB<sub>0</sub> through CB<sub>6</sub>) are generated internally in the EDAC by seven 16-in-put parity generators using the 32-bit data word as defined in Table II. These seven check bits are stored in memory along with the original 32-bit data word. This 32-bit word will later be used in the memory read cycle for error detection and correction.

#### FRROR DETECTION AND CORRECTION DETAILS

During a memory read cycle, the 7-bit check word is retrieved along with the actual data. In order to be able to determine whether the data from memory is acceptable to use as presented to the bus, the error flags must be tested to determine if they are at the HIGH level.

The first case in Table III represents the normal, no-error conditions. The EDAC presents HIGHs on both flags. The next two cases of single-bit errors give a HIGH on MERR and a LOW on ERR, which is the signal for a correctable error, and the EDAC should be sent through the correction cycle. The last three cases of double-bit errors will cause the EDAC to signal LOWs on both ERR and MERR, which is the interrupt indication for the CPU.

Error detection is accomplished as the 7-bit check word and the 32-bit data word from memory are applied to internal parity generators/checkers. If the parity of all seven groupings of data and check bits is correct, it is assumed that no error has occurred and both error flags will be HIGH.

TL/F/9579-2

Order Number DP8406D (74F632DC) See NS Package Number D52A

**TABLE I. Write Control Function** 

Memory Cycle	EDAC Function	Con S <sub>1</sub>	itrol S <sub>0</sub>	Data I/O	DB Control OEB <sub>n</sub>	DB Output Latch LEDBO	Check I/O	CB Control OECB	Error ERR	Flags MERR
Write	Generate Check Word	L	L	Input	н	x	Output Check Bit*	L	н	н

<sup>\*</sup>See Table II for details of check bit generation.

**TABLE II. Parity Algorithm** 

														., .																		
Check Word		32-Bit Data Word																														
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CB <sub>0</sub>	Х		Х	Х		Х					Х		х	х	Х			х			Х		х	х	х	х		Х				×
CB <sub>1</sub>				х		Х		X		Х		X		X	х	Х				X		Х		х		х		X		х	X	×
CB <sub>2</sub>	Х		Х			х	х		Х			х	Х			х	Х		х			Х	x		х			X	х			x
CB <sub>3</sub>			х	х	Х				х	Х	х				Х	Х			х	Х	х				х	х	Х				X	X
CB <sub>4</sub>	Х	х							Х	Х	х	X	Х	Х			Х	Х							х	х	х	х	х	X		Γ
CB <sub>5</sub>	х	Х	х	Х	х	х	Х	Х									Х	Х	х	X	Х	Х	х	х								
CB <sub>6</sub>	х	Х	х	х	х	х	х	х																	х	x	x	х	x	х	х	×

The seven check bits are parity bits derived from the matrix of data bits as indicated by X for each bit.

**TABLE III. Error Function** 

Total Numb	er of Errors	Erro	r Flags	Data Correction		
32-Bit Data Word	7-Bit Check Word	ERR	MERR	Data Con ection		
0	0	н	Н	Not Applicable		
1	o	L	н	Correction		
0	1	L	Н	Correction		
1	1	L	L	Interrupt		
2	0	L	L	Interrupt		
0	2	L	L	Interrupt		

H = HIGH Voltage Level

L = LOW Voltage Level

If the parity of one or more of the check groups is incorrect, an error has occurred and the proper error flag or flags will be set LOW. Any single error in the 32-bit data word will change the state of either three or five bits of the 7-bit check word. Any single error in the 7-bit check word changes the state of only that one bit. In either case, the single error flag (ERR) will be set LOW while the dual error flag (MERR) will remain HIGH.

Any 2-bit error will change the state of an even number of check bits. The 2-bit error is not correctable since the parity tree can only identify single-bit errors. Both error flags are set LOW when any 2-bit error is detected.

Three or more simultaneous bit errors can cause the EDAC to believe that no error, a correctable error, or an uncorrectable error has occurred and will produce erroneous results in all three cases. It should be noted that the gross-error conditions of all LOWs and all HIGHs will be detected.

As the corrected word is made available on the data I/O port (DB<sub>0</sub> through DB<sub>31</sub>), the check word I/O port (CB<sub>0</sub> through CB<sub>6</sub>) presents a 7-bit syndrome error code. This syndrome error code can be used to locate the bad memory chip. See Table V for syndrome decoding.

#### READ-MODIFY-WRITE (BYTE CONTROL) OPERATIONS

The 'F632 device is capable of byte-write operations. The 39-bit word from memory must first be latched into the Data Bit and Check Bit input latches. This is easily accomplished by switching from the read and flag mode ( $S_1 = H, S_0 = L$ ) to the latch input mode ( $S_1 = H, S_0 = H$ ). The EDAC will then make any corrections, if necessary, to the data word and place it at the input of the output data latch. This data word must then be latched into the output data latch by taking LEDBO from a LOW to a HIGH.

Byte control can now be employed on the data word through the  $\overline{OEB_0}$  through  $\overline{OEB_0}$  controls.  $\overline{OEB_0}$  controls  $\overline{DB_0}$ —DB<sub>7</sub> (byte 0),  $\overline{OEB_1}$  controls  $\overline{DB_8}$ —DB<sub>15</sub> (byte 1),  $\overline{OEB_2}$  controls  $\overline{DB_{16}}$ —DB<sub>23</sub> (byte 2), and  $\overline{OEB_3}$  controls  $\overline{DB_{24}}$ —DB<sub>31</sub> (byte 3). Placing a HIGH on the byte control will disable the output and the user can modify the byte. If a LOW is placed on the byte control, then the original byte is allowed to pass onto the data bus unchanged. If the original data word is altered through byte control, a new check word must be generated before it is written back into memory. This is easily accomplished by taking controls S<sub>1</sub> and S<sub>0</sub> LOW. Table VI lists the read-modify-write functions.

#### **DIAGNOSTIC OPERATIONS**

The 'F632 is capable of diagnostics that allow the user to determine whether the EDAC or the memory is failing. The diagnostic function tables will help the user to see the possibilities for diagnostic control. In the diagnostic mode  $(S_1 = L, S_0 = H)$ , the check word is latched into the input latch while the data input latch remains transparent. This lets the user apply various data words against a fixed known check word. If the user applies a diagnostic data word with an error in any bit location, the ERR flag should be LOW. If a diagnostic data word with two errors in any bit location is applied, the MERR flag should be LOW. After the check word is latched into the input latch, it can be verified by taking  $\overline{\text{OECB}}$  LOW. This outputs the latched check word. The diagnostic data word can be latched into the output data latch and verified. By changing from the diagnostic mode  $(S_1 = L, S_0 = H)$  to the correction mode  $(S_1 = H, S_0)$ = H), the user can verify that the EDAC will correct the diagnostic data word. Also, the syndrome bits can be produced to verify that the EDAC pinpoints the error location. Table VII lists the diagnostic functions.

TABLE IV. Read, Flag and Correct Function

Memory Cycle	EDAC Function	Con S <sub>1</sub>	trol S <sub>0</sub>	Data I/O	DB Control OEB <sub>n</sub>	DB Output Latch LEDBO	Check I/O	CB Control OECB	Error Flags ERR MERR
Read	Read & Flag	Н	L	Input	Н	х	Input	Н	Enabled (Note 1)
Read	Latch Input Data & Check Bits	н	Н	Latched Input Data	Н	L	Latched Input Check Word	н	Enabled (Note 1)
Read	Output Corrected Data & Syndrome Bits	н	н	Output Corrected Data Word	L	x	Output Syndrome Bits (Note 2)	L	Enabled (Note 1)

Note 1: See Table III for error description. Note 2: See Table V for error location.

**TABLE V. Syndrome Decoding** 

		Sync	irome	Bits			Error
6	5	4	3	2	1	0	
L	L	L	L	L	L	L	unc
L	L	L	L	L	L	Н	2-Bit
L	L	L	L	L	Н	L	2-Bit
L	L	L	L	L	Н	Н	unc
L	L	L	L	Н	L	L	2-Bit
L	L	L	L	Н	L	Н	unc
L	L	L	L	Н	Н	Ł	unc
L	L	L	_ <u>L</u> _	H	Н.	Н	2-Bit (Note 2)
L	L	L	Н	L	L	L	2-Bit
L	L	L	Н	L	L	Н	unc
L	L	L	Н	L	Н	L	DB <sub>31</sub>
L	L	L	Н_	L	Н	Н	2-Bit
L	L	L	Н	Н	L	L	unc
L	L	L	Н	Н	L	Н	2-Bit
Ļ	L	L	Н	Н	Н	L	2-Bit
L	L	L	Н	Н	<u>H</u>	Н	DB <sub>30</sub>
L	L	Н	L	L	L	L	2-Bit
L	L	Н	L	L	L	Н	unc
L	L	Н	L	L	Н	L	DB <sub>29</sub>
L	L	Н	L	L	Н	H	2-Bit
L	L	Н	L	Н	L	L	DB <sub>28</sub>
L	L	Н	L	Н	L	Ħ	2-Bit
L	L	Н	L	Н	Н	L	2-Bit
L	L	Н	L	_н_	н_	Н.	DB <sub>27</sub>
L	L	Н	H	L	L	L	DB <sub>26</sub>
L	L	Н	H	L	L	H	2-Bit
	LLH			L	Н	L	2-Bit
L	L	Н	Н	L	Н	Н	DB <sub>25</sub>
L	L	Н	Н	Н	L	L	2-Bit
L	L	Н	Н	Н	L	Н	DB <sub>24</sub>
L	Ļ	Н	Н	Н	Н	L	unc
L	L	H	Н	Н	Н	H	2-Bit

	Jung	Qvn	drome	Dite.			
6	5	4	3	2	1	0	Error
L	Н	L	L	L	L	L	2-Bit
L	н	L	L	L	L	н	unc
L	н	L	L	L	Н	L	DB <sub>7</sub>
L	Н	L	L	L	Н	Η	2-Bit
L	н	L	L	Н	L	L	DB <sub>6</sub>
L	н	L	L	Н	L	Н	2-Bit
L	Н	L	Ļ	Н	Н	L	2-Bit
L	Н	L	L	Н	Н	Н	DB <sub>5</sub>
L.	Н	L	Н	L	L	L	DB <sub>4</sub>
L	H	L	Н	Ļ	L	H	2-Bit
Ļ	Н	L L	H	L	H	H	2-Bit
L	Н						DB <sub>3</sub>
L	Н	L	Н	Н	L	L	2-Bit
Ļ	H	Ļ	H	Н	L	Н	DB <sub>2</sub>
Ļ	H	Ļ	H	H	H	L	unc
L	Н	L	H				2-Bit
L	Н	Н	Ļ	L	L	L	DB <sub>0</sub>
L	Н	Н	Ļ	Ļ	Ļ	Н	2-Bit
L L	H	H	L L	L L	H	L H	2-Bit
							unc
Ļ	Н	Н	Ļ	Н	Ļ	L	2-Bit
L	H	H	L L	H	L H	H L	DB <sub>1</sub>
L	Н	Н	L	Н	H	H	2-Bit
			Н.				2-Bit
Ļ	H	H	H	L	L L	L H	unc
L L	Н	H	Н	i i	H	Ë	unc
Ĺ	Н	H	Ĥ	Ĺ	H	H	2-Bit
L	Н	H	Н	Н	L	L	unc
Ĺ	H	H	Ĥ	H	ī	н	2-bit
Ē	H	H	Ĥ	H	н	Ê	2-bit
Ĺ	H	H	Н	H	Н	н	CB <sub>6</sub>

CB<sub>X</sub> = Error in check bit X DB<sub>Y</sub> = Error in data bit Y 2-Bit = Double-bit error

unc = Uncorrectable multi-bit error

Note: 2-bit and unc condition will cause both ERR and MERR to be LOW Note 1: Syndrome bits for all LOWs, MERR and ERR LOW for all LOWs, only ERR LOW for  $DB_{30}$  error.

Note 2: Syndrome bits for all HIGHs.

**TABLE V. Syndrome Decoding (Continued)** 

	Syndrome Bits													
6	5	4	3	2	1	0	Error							
1111	L	L L L	L L L	L	LLHH	H	2-Bit unc unc 2-Bit							
I I I I	L L L	L L L	L L L	H H H	L H H	L H L	unc 2-Bit 2-Bit unc							
1111	L L L	L L L	H H H H	L L L	L H H	HLH	unc 2-Bit 2-Bit DB <sub>15</sub>							
# # # #	L L L	L L L	H H H	H H H	H	HLH	2-Bit unc DB <sub>14</sub> 2-Bit							
	L L L	H H H H	L L L	L L L	FFHH	L H L	unc 2-Bit 2-Bit DB <sub>13</sub>							
# # # # #	L L L	1 1 1 1	L L	H H H H	L H H	L H H	2-Bit DB <sub>12</sub> DB <sub>11</sub> 2-Bit							
1111	L L L	# # # #	H H H H	L L L	LLHH	LHLH	2-Bit DB <sub>10</sub> DB <sub>9</sub> 2-Bit							
H H H	L L L	H H H	H H H	H H H	L H H	L H L	DB <sub>8</sub> 2-Bit 2-Bit CB <sub>5</sub>							

		Error					
6	5	4	3	2	1	0	21101
Н	Н	L	L	L	L	L	unc
н	Н	L	L	L	L	Н	2-Bit
H	Н	L	L	L	Н	L	2-Bit
Н	Н	L	L	L	Н	Н	DB <sub>23</sub>
н	Н	L	L	Н	L	L	2-Bit
H	H	L	L	Н	L	Н	DB <sub>22</sub>
H	H	L	L	Н	н	L	DB <sub>21</sub>
Н	Н	L	L	Н	Н	Н	2-Bit
Н	н	L	Н	L	L	L	2-Bit
H	Н	L	Н	L.	L	Н	DB <sub>20</sub>
H	Н	L	Н	L	Н	L	DB <sub>19</sub>
H	<u> </u>	L	_ <u>H</u> _	L	<u>H</u>	<u>H</u>	2-Bit
H	Н	L	Н	Н	L	L	DB <sub>18</sub>
Н	Н	L	Н	Н	L	Н	2-Bit
H	Н	L	Н	Н	Н	L	2-Bit
H	Н_	Ļ	Н	H	Н_	Н	CB₄
Н	Н	н	L	L	L	L	2-Bit
H	н	Н	L	L	L	Н	DB <sub>16</sub>
н	Н	н	L	L	Н	L	unc
Н	Н	Н	L	L	Н	Н	2-Bit
H	Н	н	L	Н	L	L	DB <sub>17</sub>
H	Н	н	L	Н	L	н	2-Bit
H	н	н	L	Н	Н	L	2-Bit
Н	Н	Н	L	Н	Н	Н	CB <sub>3</sub>
Н	Н	H	Н	L	L	L	unc (Note 1)
H	Н	н	Н	L	L	Н	2-Bit
Н	Н	Н	Н	L	Н	L	2-Bit
Н	Н	Н	Н	L	Н_	Н	CB <sub>2</sub>
Н	Н	Н	Н	Н	L	L	2-Bit
H	Н	н	Н	Н	L	Н	CB₁
H	Н	Н	Н	Н	H	L	CB <sub>0</sub>
Н	Н	Н	Н	Н	Н	Н	None

CB<sub>X</sub> = Error in check bit X
DB<sub>Y</sub> = Error in data bit Y
2-Bit = Double-bit error
unc = Uncorrectable multi-bit error

Note: 2-bit and unc condition will cause both ERR and MERR to be LOW Note 1: Syndrome bits for all LOWs. MERR and ERR LOW for all LOWs, only ERR LOW for DB30 error.

Note 2: Syndrome bits for all HIGHs.

#### TABLE VI. Read-Modify-Write Function


Memory Cycle	EDAC Function	Cor S <sub>1</sub>	ntrol S <sub>0</sub>	BYTEn*	ŌĒBn*	DB Output Latch LEDBO	Check I/O	CB Control OECB	Error Flags ERR MERR					
Read	Read & Flag	Ŧ	L	input	Н	Х	Input	н	Enabled					
Read	Latch Input Data & Check Bits	ı	н	Latched Input Data	н	L	Latched Input Check Word	н	Enabled					
Read	Latch Corrected			Latched			High Z	н						
	Data Word into Output Latch	н	н	Output Data Word	н	н	Output Syndrome Bits	L	Enabled					
Modify/ Write	Modify Appropriate Byte or Bytes		,	Input Modified BYTE <sub>0</sub>	н	н	Output		н н					
	& Generate New 1 Check Word	-	•	Output Unchanged BYTE <sub>0</sub>	L		Check Word							


<sup>\*</sup>OEB<sub>0</sub> controls DB<sub>0</sub>-DB<sub>7</sub> (BYTE<sub>0</sub>); OEB<sub>1</sub> controls DB<sub>8</sub>-DB<sub>15</sub> (BYTE<sub>1</sub>); OEB<sub>2</sub> controls DB<sub>16</sub>-DB<sub>23</sub> (BYTE<sub>2</sub>); OEB<sub>3</sub> controls DB<sub>24</sub>-DB<sub>31</sub> (BYTE<sub>3</sub>).

#### **TABLE VII. Diagnostic Function**

EDAC Function	Cor S <sub>1</sub>	ntrol S <sub>0</sub>	Data I/O	DB Byte Control OEB <sub>n</sub>	DB Output Latch LEDBO	Check I/O	CB Control OECB	Error Flags ERR MERR
Read & Flag	н	L	Input Correct Data Word	н	х	Input Correct Check Bits	н	Н
Latch Input Check Word while Data Input Latch Remains Transparent	L	н	Input Diagnostic Data Word*	н	L	Latched Input Check Bits	н	Enabled
Latch Diagnostic Data Word into Output Latch	Ĺ	н	Input Diagnostic Data Word*	н	Н	Output Latched Check Bits	L	Enabled
						High Z	Н	
Latch Diagnostic Data Word into Input Latch	Ħ	н	Latched Input Diagnostic	I	н	Output Syndrome Bits	L	Enabled
			Data Word			High Z	н	
Output Diagnostic Data Word & Syndrome Bits	Н	н	Output Diagnostic Data Word	L	н	Output Syndrome Bits	L	Enabled
			Data Word			High Z	н	
Output Corrected Diagnostic Data Word & Output	н	н	Output Corrected Diagnostic	L	L	Output Syndrome Bits	L	Enabled
Syndrome Bits			Data Word			High Z	н	

<sup>\*</sup>Diagnostic data is a data word with an error in one bit location except when testing the MERH error flag. In this case, the diagnostic data word will contain errors in two bit locations.





### Absolute Maximum Ratings (Note 1)

if Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature -65°C to +150°C
Ambient Temperature under Bias -55°C to +125°C

Junction Temperature under Bias -55°C to +175°C

V<sub>CC</sub> Pin Potential to

Ground Pin −0.5V to +7.0V

Input Voltage (Note 2) -0.5V to +7.0V
Input Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with  $V_{CC} = 0V$ )

Standard Output -0.5V to V<sub>CC</sub>
TRI-STATE Output -0.5V to +5.5V

Current Applied to Output

in LOW State (Max) twice the rated I<sub>OL</sub> (mA)

ESD Last Passing Voltage (Min)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

## Recommended Operating Conditions

Free Air Ambient Temperature

Military -55°C to +125°C Commercial 0°C to +70°C

Supply Voltage

Military + 4.5V to + 5.5V Commercial + 4.5V to + 5.5V

### **DC Electrical Characteristics**

Symbol	Parameter		54F/74F			Units	Vcc	Conditions		
Зуппоот			Min	Тур	Max	Office	*CC	Conditions		
V <sub>IH</sub>	Input HIGH Voltage					٧		Recognized as a HIGH Signal		
V <sub>IL</sub>	Input LOW Voltage				0.8	٧		Recognized as a LOW Signal		
V <sub>CD</sub>	Input Clamp Diode V			-1.2	٧	Min	I <sub>IN</sub> = -18 mA			
V <sub>OH</sub>	Output HIGH Voltage	54F 10% V <sub>CC</sub> 54F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub> 74F 5% V <sub>CC</sub> 74F 5% V <sub>CC</sub>	2.5 2.4 2.5 2.4 2.7 2.7			٧	Min	$\begin{split} I_{OH} &= -1 \text{ ma } ( \overrightarrow{ERR}, \overrightarrow{MERR}, DB_n, CB_n ) \\ I_{OH} &= -3 \text{ ma } (DB_n, CB_n ) \\ I_{OH} &= -1 \text{ ma } ( \overrightarrow{ERR}, \overrightarrow{MERR}, DB_n, CB_n ) \\ I_{OH} &= -3 \text{ ma } (DB_n, CB_n ) \\ I_{OH} &= -1 \text{ ma } ( \overrightarrow{ERR}, \overrightarrow{MERR}, DB_n, CB_n ) \\ I_{OH} &= -3 \text{ ma } (DB_n, CB_n ) \\ I_{OH} &= -3 \text{ ma } (DB_n, CB_n ) \end{split}$		
V <sub>OL</sub>	Output LOW Voltage	54F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub>			0.5 0.5 0.5	٧	Min	I <sub>OL</sub> = 20 mA (ERR, MERR, DB <sub>n</sub> , CB <sub>n</sub> ) I <sub>OL</sub> = 20 mA (ERR, MERR) I <sub>OL</sub> = 24 mA (DB <sub>n</sub> , CB <sub>n</sub> )		
l <sub>ін</sub>	Input HIGH Current	54F 74F			20.0 5.0	μА	Max	$V_{IN} = 2.7V (S_0, S_1, \overline{OEB}_n, \overline{OECB}, \overline{LEDBO})$		
I <sub>BVI</sub>	Input HIGH Current Breakdown Test	54F 74F			100 7.0	μА	Мах	$V_{IN} = 7.0V (S_0, S_1, \overline{OEB}_n, \overline{OECB}, \overline{LEDBO})$		
İBVIT	Input HIGH Current Breakdown (I/O)	54F 74F			1.0 0.5	mA	Max	$V_{IN} = 5.5V (CB_n, DB_n)$		
I <sub>CEX</sub>	Output HIGH Leakage Current	54F 74F			250 50	μА	Max	$v_{OUT} = v_{CC}$		
V <sub>ID</sub>	Input Leakage Test	74F	4.75			٧	0.0	I <sub>ID</sub> = 1.9 μA All Other Pins Grounded		
I <sub>OD</sub>	Output Leakage Circuit Current	74F			3.75	μА	0.0	V <sub>IOD</sub> = 150 mV All Other Pins Grounded		
I <sub>IL</sub>	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V (S_0, S_1, \overline{OEB}_n, \overline{OECB}, \overline{LEDBO})$		
lıн + lozh	Output Leakage Current				70	μΑ	Мах	$V_{I/O} = 2.7V (CB_n, DB_n)$		
lıL + lozL	Output Leakage Cur			-650	μΑ	Max	$V_{I/Q} = 0.5V (CB_n, DB_n)$			
lozн	Output Leakage Current				70	μΑ	Max	$V_{I/O} = 2.7V (CB_n, DB_n)$		
lozu	Output Leakage Current				-650	μΑ	Max	$V_{I/O} = 0.5V (CB_n, DB_n)$		
los	Output Short-Circuit Current				-150	mA	Max	V <sub>OUT</sub> = 0V		
IZZ	Bus Drainage Test				500	μΑ	0.0V	$V_{OUT} = 5.25V (CB_n, DB_n)$		
Icc	Power Supply Current				340	mA	Max	T <sub>A</sub> = 0°C-25°C		
lcc	Power Supply Currer			325	mA	Мах	T <sub>A</sub> = 25°C-70°C			

### 2


Symbol			74F		5	4F	74F		
	Parameter	٧	T <sub>A</sub> = +25°( CC = +5.0 C <sub>L</sub> = 50 pF	ίV	T <sub>A</sub> , V <sub>CC</sub> = Mil C <sub>L</sub> = 50 pF		T <sub>A</sub> , V <sub>CC</sub> = Com C <sub>L</sub> = 50 pF		Units
		Min	Тур	Max	Min	Max	Min	Max	1
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay DB or CB to ERR	4.0 4.0	14.0 10.5	27.0 18.0			4.0 4.0	31.0 20.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay DB to ERR	4.0 4.0	21.0 14.0	27.0 18.0			4.0 4.0	31.0 20.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay DB or CB to MERR	5.0 5.0	17.0 16.0	27.0 27.0			5.0 5.0	31.0 31.0	ns
t <sub>PLH</sub>	Propagation Delay DB to MERR	5.0 5.0	23.0 19.0	27.0 27.0			5.0 5.0	31.0 31.0	ns
t <sub>PLH</sub>	Propagation Delay So and S <sub>1</sub> , LOW, to DB	4.0 4.0	12.0 12.0	16.0 16.0			4.0 4.0	20.0 20.0	ns
tplH tpHL	Propagation Delay S <sub>1</sub> to CB	4.0 4.0	10.5 9.0	14.0 14.0			4.0 4.0	15.0 15.0	ns
t <sub>PLH</sub>	Propagation Delay S <sub>0</sub> or S <sub>1</sub> to ERR or MERR	2.0	11.5	13.0			2.0	14.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay DB to CB	4.0 4.0	16.0 18.0	23.0 23.0			4.0 4.0	25.0 25.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay LEDBO to DB	2.0 2.0	11.0 11.0	13.0 13.0			2.0 2.0	14.0 14.0	ns
tpzh tpzl	Output Enable Time OEB <sub>n</sub> to DB	1.0 1.0	6.0 6.0	10.0 10.0			1.0 1.0	10.0 10.0	ns
t <sub>PHZ</sub>	Output Disable Time OEB <sub>n</sub> to DB	10 1.0	5.0 4.0	10.0 10.0			1.0 1.0	10.0 10.0	ns
tpzH tpzL	Output Enable Time OECB to CB	1.0 1.0	6.0 6.0	10.0 10.0			1.0 1.0	10.0 10.0	ns
t <sub>PHZ</sub>	Output Disable Time OECB to CB	1.0	5.0 4.0	10.0 10.0			1.0 1.0	10.0 10.0	ns

**AC Electrical Characteristics** 

#### **AC Operating Requirements** 54F 74F 74F TA = +25°C Symbol Units TA, VCC = MII TA. Vcc = Com **Parameter** $V_{CC} = +5.0V$ Min Max Min Max Min Max Setup Time, HIGH or LOW ts 3.0 3.0 ns DB/CB before So HIGH (S1 HIGH) Setup Time. HIGH t<sub>e</sub>(H) 120 14.0 ns So HIGH before LEDBO HIGH Setup Time, HIGH $t_s(H)$ 0 0 ns LEDBO HIGH before So or S1 LOW Setup Time, HIGH $t_s(H)$ 0 0 ns LEDBO HIGH before S<sub>1</sub> HIGH Setup Time, HIGH or LOW ts 0 0 Diagnostic DB before S<sub>1</sub> HIGH Setup Time, HIGH or LOW ts Diagnostic CB before 3.0 30 กร S1 LOW or Sn HIGH Setup Time, HIGH or LOW ts Diagnostic DB before 8.0 8.0 ns LEDBO HIGH (S1 LOW, S0 HIGH) t<sub>h</sub>(L) Hold Time, LOW 8.0 8.0 ns So LOW after S1 HIGH Hold Time, HIGH or LOW th 8.0 8.0 กร DB and CB Hold after So HIGH Hold Time, HIGH or LOW th 8.0 8.0 กร DB Hold after S<sub>1</sub> HIGH Hold Time, HIGH or LOW th 5.0 5.0 ns CB Hold after S<sub>1</sub> LOW or S<sub>0</sub> HIGH Hold Time, HIGH or LOW th Diagnostic DB after 0 ٥ กร LEĎBO HIGH (S1 LOW, S0 HIGH) tw(L)\* **LEDBO** Pulse Width 8.0 8.0 ns Correction Time 25.0 28.0 t<sub>corr</sub>\* กร

### **Ordering Information**

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:



<sup>\*</sup>Order DP8406QV, DP8406V or DP8406D

<sup>\*</sup>Note: These parameters are guaranteed by characterization or other tests performed.