


SN54ALS811, SN74ALS811, SN54AS811, SN74AS811 QUADRUPLE 2-INPUT EXCLUSIVE-NOR GATES WITH OPEN-COLLECTOR OUTPUTS

D2837, MARCH 1984 - REVISED MAY 1986

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

SN54ALS811, SN54AS811 . . . J PACKAGE
SN74ALS811, SN74AS811 . . . D OR N PACKAGE
(TOP VIEW)




description

These devices contain four independent Exclusive-NOR gates with open-collector outputs. They perform the Boolean functions $Y = \overline{A \oplus B} = (A + \overline{B}) \cdot (\overline{A} + B)$ in positive logic.


A common application is a true/complement element. If one of the inputs is high, the other input will be reproduced in true form at the output. If one of the inputs is low, the signal on the other input will be reproduced inverted at the output.

The SN54ALS811 and SN54AS811 are characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ALS811 and SN74AS811 are characterized for operation from 0°C to 70°C .

SN54ALS811, SN54AS811 . . . FK PACKAGE
(TOP VIEW)



logic symbol†



FUNCTION TABLE
(each gate)

INPUTS		OUTPUT
A	B	Y
L	L	H
L	H	L
H	L	L
H	H	H


† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

exclusive-NOR logic


An exclusive-NOR gate has many applications, some of which can be represented better by alternative logic symbols.

EXCLUSIVE-NOR




These are five equivalent Exclusive-NOR symbols valid for an 'ALS811 gate in positive logic; negation may be shown at any one port, or at all three of them.

LOGIC IDENTITY ELEMENT




The output is active (high) if all inputs stand at the same logic level (i.e., $A=B$).

EVEN-PARITY



The output is active (high) if an even number of inputs (i.e., 0 or 2) are active.

ODD-PARITY ELEMENT



The output is active (low) if an odd number of inputs (i.e., only 1 of the 2) are active.

This document contains information on products in more than one phase of development. The status of each device is indicated on the page(s) specifying its electrical characteristics.

TEXAS
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1984, Texas Instruments Incorporated

2-627

SN54ALS811, SN74ALS811 QUADRUPLE 2-INPUT EXCLUSIVE-NOR GATES WITH OPEN-COLLECTOR OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Off-state output voltage	7 V
Operating free-air temperature range: SN54ALS811	-55°C to 125°C
SN74ALS811	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

		SN54ALS811			SN74ALS811			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.7			0.8	V
V_{OH}	High-level output voltage			5.5			5.5	V
I_{OL}	Low-level output current			4			8	mA
T_A	Operating free-air temperature	-55	125		0	70		°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54ALS811			SN74ALS811			UNIT	
			MIN	TYP†	MAX	MIN	TYP†	MAX		
V_{IK}	$V_{CC} = 4.5$ V,	$I_I = -18$ mA			-1.5			-1.5	V	
I_{OH}	$V_{CC} = 4.5$ V,	$V_{OH} = 5.5$ V			0.1			0.1	mA	
V_{OL}	$V_{CC} = 4.5$ V,	$I_{OL} = 4$ mA			0.25			0.25	0.4	
	$V_{CC} = 4.5$ V,	$I_{OL} = 8$ mA						0.35	0.5	
I_I	$V_{CC} = 5.5$ V,	$V_I = 7$ V			0.1			0.1	mA	
I_{IH}	$V_{CC} = 5.5$ V,	$V_I = 2.7$ V			20			20	μA	
I_{IL}	$V_{CC} = 5.5$ V,	$V_I = 0.4$ V			-0.1			-0.1	mA	
I_{CC}	$V_{CC} = 5.5$ V,	A at 4.5 V, B at 0 V			5	7.5		5	7.5	mA

†All typical values are at $V_{CC} = 5$ V, $T_A = 25$ °C.

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5$ V to 5.5 V, $C_L = 50$ pF, $R_L = 2$ kΩ $T_A = \text{MIN to MAX}$				UNIT
			SN54ALS811		SN74ALS811		
			MIN	MAX	MIN	MAX	
t_{PLH}	A or B	Y	25	60	25	55	ns
t_{PHL}	(other input low)		5	30	5	28	
t_{PLH}	A or B	Y	20	55	20	50	ns
t_{PHL}	(other input high)		5	28	5	23	

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

2

ALS and AS Circuits

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Off-state output voltage	7 V
Operating free-air temperature range: SN54AS811	-55°C to 125°C
SN74AS811	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

		SN54AS811			SN74AS811			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
V_{OH}	High-level output voltage			5.5			5.5	V
I_{OL}	Low-level output current			20			20	mA
T_A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54AS811			SN74AS811			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	$V_{CC} = 4.5 V, I_I = -18 mA$			-1.5			-1.5	V
I_{OH}	$V_{CC} = 4.5 V, V_{OH} = 5.5 V$			2			2	mA
V_{OL}	$V_{CC} = 4.5 V, I_{OL} = 20 mA$	0.35	0.5		0.35	0.5		V
I_I	$V_{CC} = 5.5 V, V_I = 7 V$			0.1			0.1	mA
I_{IH}	$V_{CC} = 5.5 V, V_I = 2.7 V$			20			20	μA
I_{IL}	$V_{CC} = 5.5 V, V_I = 0.4 V$			-0.1			-0.1	mA
I_{CCH}	$V_{CC} = 5.5 V$			18			18	mA
I_{CCL}	$V_{CC} = 5.5 V$			15			15	mA

†All typical values are at $V_{CC} = 5 V, T_A = 25°C$.

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5 V$ to $5.5 V,$ $C_L = 50 pF,$ $R_L = 2 k\Omega$ $T_A = \text{MIN to MAX}$						UNIT
			SN54AS811			SN74AS811			
			MIN	TYP†	MAX	MIN	TYP†	MAX	
t_{PLH}	A or B (other input low)	Y	10.0			10.0			ns
t_{PHL}			5.7			5.7			
t_{PLH}	A or B (other input high)	Y	10.0			10.0			ns
t_{PHL}			5.7			5.7			

†All typical values are at $V_{CC} = 5 V, T_A = 25°C$.

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.