

# MH1M18AN-85L,-10L,-12L,-15L,-85H,-10H,-12H,-15H/ MH1M18ANZ-85L,-10L,-12L,-15L,-85H,-10H,-12H,-15H

18874368-BIT (1048576-WORD BY 18-BIT) CMOS STATIC RAM

## DESCRIPTION

The MH1M18AN/ANZ are 18874368-bit CMOS static RAM organized as 4194304 word by 18-bit. It consists of sixteen industry standard 128K × 8 static RAMs and two industry standard 1M × 1 static RAMs and two decoders.

It is mounted a SOP package and a SOJ package on a 80-pin single in-line package and 76-pin zig-zag in-line package.

## FEATURES

Type name	Access time (max)	Power supply current	
		Active (max)	Stand-by (max)
MH1M18AN-85L MH1M18ANZ-85L	85ns	508mA	1000μA (V <sub>CC</sub> =3.0V)
MH1M18AN-10L MH1M18ANZ-10L	100ns		
MH1M18AN-12L MH1M18ANZ-12L	120ns		
MH1M18AN-15L MH1M18ANZ-15L	150ns		
MH1M18AN-85H MH1M18ANZ-85H	85ns		
MH1M18AN-10H MH1M18ANZ-10H	100ns		360μA (V <sub>CC</sub> =3.0V)
MH1M18AN-12H MH1M18ANZ-12H	120ns		
MH1M18AN-15H MH1M18ANZ-15H	150ns		

- Single +5V power supply
- No clocks, no refresh
- Simple memory expansion by 5
- MH1M18AN ..... Gold plating contact  
MH1M18ANZ ..... Solder dipping lead


## APPLICATION

Small capacity memory units


**MH1M18AN**  
**MH1M18ANZ**

18874368-BIT  
(1048576-WORD BY 18-BIT) CMOS STATIC RAM

**PIN CONFIGURATION (TOP VIEW) (Both side)**



Outline 80N9C (MH1M18AN)



Outline 76N5 (MH1M18ANZ)

NC: NO CONNECTION

# MH1M18AN MH1M18ANZ

18874368-BIT

(1048576-WORD BY 18-BIT) CMOS STATIC RAM

## FUNCTION

The operation mode of the MH1M18AN/ANZ are determined by a combination of the device control inputs  $\overline{S_n}$ ,  $\overline{SP_n}$ ,  $\overline{W}$  and  $\overline{OE}$ . Each mode is summarized in the function table.

A write cycle is executed whenever the low level  $\overline{W}$  overlaps with the low level  $\overline{S_n}$ ,  $\overline{SP_n}$ . The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of  $\overline{W}$ ,  $\overline{S_n}$  or  $\overline{SP_n}$  whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable input  $\overline{OE}$  directly controls the output stage. Setting the  $\overline{OE}$  at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.


A read cycle is executed by setting  $\overline{W}$  at a high level and  $\overline{OE}$  at a low level while  $\overline{S_n}$  and  $\overline{SP_n}$  are in an active state.

When setting  $\overline{S_n}$  at a high level or  $\overline{SP_n}$  at a high level, the chips are in a non-selectable mode in which both reading and writing are disabled. In this mode, the output state is in a high-impedance state, allowing OR-tie with other chips and memory expansion by  $\overline{S_n}$  and  $\overline{SP_n}$ . The power supply current is reduced as low as the stand-by current which is specified as  $I_{cc3}$  or  $I_{cc4}$ , enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

## FUNCTION TABLE

$\overline{S_n}$ , $\overline{SP_n}$	$\overline{W}$	$\overline{OE}$	Mode	DQ	$I_{cc}$
H	X	X	Non-selection	High-impedance	Stand-by
L	L	X	Write	D <sub>IN</sub>	Active
L	H	L	Read	D <sub>OUT</sub>	Active
L	H	H		High-impedance	Active

n = 0,1



**MH1M18AN**  
**MH1M18ANZ**

**18874368-BIT**  
**(1048576-WORD BY 18-BIT) CMOS STATIC RAM**

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>cc</sub>	Supply voltage	With respect to GND	-0.3~7	V
V <sub>i</sub>	Input voltage		-0.3*~V <sub>cc</sub>	V
V <sub>o</sub>	Output voltage		0~V <sub>cc</sub>	V
P <sub>d</sub>	Power dissipation	T <sub>a</sub> = 25°C	3.4	W
T <sub>opr</sub>	Operating temperature		0~70	°C
T <sub>stg</sub>	Storage temperature		-40~125	°C

\* - 3.0V incase of AC (Pulse width ≤ 50ns)

**DC ELECTRICAL CHARACTERISTICS** (T<sub>a</sub> = 0~70°C, V<sub>cc</sub> = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>IH</sub>	High-level input voltage		2.2		V <sub>cc</sub> +0.3	V
V <sub>IL</sub>	Low-level input voltage		-0.3*		0.8	V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -1mA	2.4			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 2mA			0.4	V
I <sub>i</sub>	Input leakage current	V <sub>i</sub> = 0~V <sub>cc</sub>			±18	μA
I <sub>o</sub>	Output current in off-state	$\bar{S}, \bar{SP} = V_{IH}, V_{I/O} = 0 \sim V_{cc}$			±10	μA
I <sub>cc1</sub>	Active supply current (AC. MOS level)	$\bar{S}, \bar{SP} \leq 0.2V$ other inputs $\leq 0.2V$ or $\geq V_{cc} - 0.2V$ Output-open (duty 100%)	Min cycle		498	mA
I <sub>cc2</sub>	Active supply current (AC. TTL level)	$\bar{S}, \bar{SP} = V_{IL}$ other inputs = V <sub>IH</sub> or V <sub>IL</sub> Output-open (duty 100%)	Min cycle		508	mA
I <sub>cc3</sub>	Stand by current	$\bar{S}, \bar{SP} \geq V_{cc} - 0.2V$ other inputs $\leq 0.2V$ or $\geq V_{cc} - 0.2V$	N/NZ-L		1800	μA
			N/NZ-H	36	520	
I <sub>cc4</sub>	Stand by current	$\bar{S}, \bar{SP} = V_{IH}$ other inputs $\geq V_{IH}$ or $\leq V_{IL}$			108	mA

\* - 3.0V incase of AC (Pulse width ≤ 50ns)

**CAPACITANCE** (T<sub>a</sub> = 0~70°C, V<sub>cc</sub> = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C <sub>i</sub>	Input capacitance	V <sub>i</sub> = GND, V <sub>i</sub> = 25mVrms, f = 1MHz			140	pF
C <sub>o</sub>	Output capacitance	V <sub>o</sub> = GND, V <sub>o</sub> = 25mVrms, f = 1MHz			85	pF

Note 1. Direction for current flowing into an IC is positive (no mark).  
2. Typical value is V<sub>cc</sub> = 5V, T<sub>a</sub> = 25°C.

**MH1M18AN**  
**MH1M18ANZ**

**18874368-BIT**  
**(1048576-WORD BY 18-BIT) CMOS STATIC RAM**

**AC ELECTRICAL CHARACTERISTICS** (Ta = 0~70 °C, Vcc = 5 ± 10 %, unless otherwise noted)

**(1) MEASUREMENT CONDITIONS**

Input pulse levels ..... VIH = 3.0V, VIL = 0V

Input rise and fall time.....5ns


Reference levels.....VOH = VOL = 1.5V

Transition is measured ± 500mV from steady state voltage.(for ten, tdis)

Output loads.....CL = 100pF (-10L,-12L,-15L,-10H,-12H,-15H)

CL = 30pF (-85L,-85H)

CL = 5pF (for ten, tdis)



**Fig. 1 Output load**

**(2) READ CYCLE**

Symbol	Parameter	Limits								Unit
		MH1M18AN/NZ -85L, -85H		MH1M18AN/NZ -10L, -10H		MH1M18AN/NZ -12L, -12H		MH1M18AN/NZ -15L, -15H		
		Min	Max	Min	Max	Min	Max	Min	Max	
tCR	Read cycle time	85		100		120		150		ns
ta(A)	Address access time		85		100		120		150	ns
ta(S)	Chip select access time		85		100		120		150	ns
ta(SP)	Chip select access time		85		100		120		150	ns
ta(OE)	Output enable access time		50		60		65		75	ns
tdis(S)	Output disable time after $\overline{S}$ high		40		45		50		55	ns
tdis(SP)	Output disable time after $\overline{SP}$ high		40		45		50		55	ns
tdis(OE)	Output disable time after $\overline{OE}$ high		40		45		50		55	ns
ten(S)	Output enable time after $\overline{S}$ low	10		10		10		10		ns
ten(SP)	Output enable time after $\overline{SP}$ low	10		10		10		10		ns
ten(OE)	Output enable time after $\overline{OE}$ low	5		5		5		5		ns
tV(A)	Data valid time after address	10		10		10		10		ns

**(3) WRITE CYCLE**


Symbol	Parameter	Limits								Unit
		MH1M18AN/NZ -85L, -85H		MH1M18AN/NZ -10L, -10H		MH1M18AN/NZ -12L, -12H		MH1M18AN/NZ -15L, -15H		
		Min	Max	Min	Max	Min	Max	Min	Max	
tCW	Write cycle time	85		100		120		150		ns
tW(W)	Write pulse width	55		65		75		85		ns
tSU(A)	Address set up time	0		0		0		0		ns
tSU(A-WH)	Address set up time with respect to $\overline{W}$ high	65		75		85		100		ns
tSU(S)	Chip select set up time	80		90		100		115		ns
tSU(SP)	Chip select set up time	80		90		100		115		ns
tSU(D)	Data set up time	30		35		40		45		ns
tH(D)	Data hold time	0		0		0		0		ns
trec(W)	Write recovery time	0		0		0		0		ns
tdis(W)	Output disable time from $\overline{W}$ low		25		30		35		40	ns
tdis(OE)	Output disable time from $\overline{OE}$ high		25		30		35		40	ns
ten(W)	Output enable time from $\overline{W}$ high	5		5		5		5		ns
ten(OE)	Output enable time from $\overline{OE}$ low	5		5		5		5		ns

**MH1M18AN**  
**MH1M18ANZ**


18874368-BIT  
(1048576-WORD BY 18-BIT) CMOS STATIC RAM

**(4) TIMING DIAGRAMS**

**Read cycle**




**Write cycle ( $\bar{W}$  control mode)**



**MH1M18AN**  
**MH1M18ANZ**

18874368-BIT  
(1048576-WORD BY 18-BIT) CMOS STATIC RAM

**Write cycle ( $\bar{S}$ ,  $\bar{SP}$  control mode)**



- Note 3. Hatching indicates the state is don't care.
- 4. Writing is executed in overlap of  $\bar{S}$ ,  $\bar{SP}$  and  $\bar{W}$  low.
- 5. If  $\bar{W}$  goes low simultaneously with or prior to  $\bar{S}$ ,  $\bar{SP}$  the output remains in the high-impedance state.
- 6. Don't apply inverted phase signal externally when DQ pin is in output mode.

**POWER DOWN CHARACTERISTICS**

**ELECTRICAL CHARACTERISTICS** ( $T_a = 0 \sim 70^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{CC(PD)}$	Power down supply voltage		2			V
$V_i(\bar{S}, \bar{SP})$	Chip select input $\bar{S}$ , $\bar{SP}$	$2.2\text{V} \leq V_{CC(PD)}$	2.2			V
		$2\text{V} \leq V_{CC(PD)} \leq 2.2\text{V}$			$V_{CC(PD)}$	V
$I_{CC(PD)}$	Power down supply current	$V_{CC}=3\text{V}$ , $A_{17} \sim A_{19}=V_{CC}$ or $0\text{V}$ , $\bar{S}, \bar{SP} \geq V_{CC}-0.2\text{V}$ , other inputs $\leq 0.2\text{V}$ or $\geq V_{CC}-0.2\text{V}$	N/NZ-L		1000	$\mu\text{A}$
			N/NZ-H		360 (Note 7)	

Note 7.  $I_{CC(PD)} = 36(\mu\text{A})$  in case of  $T_a = 25^\circ\text{C}$

\* When  $\bar{S}$  is at  $2.2\text{V}(V_{IH \text{ min}})$  and supply voltage is at any level between  $4.5\text{V}$  and  $2.4\text{V}$ , supply current is defined as  $I_{CC4}$ .

**TIMING REQUIREMENTS** ( $T_a = 0 \sim 70^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{su(PD)}$	Power down setup time		0			ns
$t_{rec(PD)}$	Power down recovery time		5			ms

**POWER DOWN CHARACTERISTICS**

