

The SL1710 is a quadrature downconverter, intended for use with both Professional and Consumer Digital Satellite Applications.

The device contains high linearity, low noise amplifiers, quadrature mixers, plus an on-chip oscillator, operating between 350MHz and 500MHz, which may be synthesised via the differential prescaler outputs.

An AGC with 18dB gain control is provided to cope with a wide range of input signal levels.

I and Q outputs are via low impedance single ended amplifiers. These may be connected to a dual channel analog to digital converter such as the PCA916, VP216, VP215 or VP213, via a suitable anti-alias filter.

FEATURES

- Wide input frequency range (350-500MHz)
- On chip oscillator with varactor tuning or SAW resonator operation capability
- Nominal 40dB conversion gain from IF input to I and Q outputs
- AGC amplifier with 18dB gain control range
- I to Q phase match 90°C to $\pm 2^\circ$, gain match better than 1dB
- Low impedance I and Q single ended outputs, with 15MHz \pm 1dB BW
- Divide by 32 prescaler outputs
- Suitable for QPSK and up to 64QAM systems

Ordering Information
 SL1710/KG/MPAS (Tubes)
 SL1710/KG/MPAD (Tape and Reel)




Fig. 1 Pin allocation top view

ABSOLUTE MAXIMUM RATINGS

Storage temperature	-55°C to +150°C
Junction temperature	-29°C to +150°C
Supply voltage	-0.3 to 7.0V
Voltage at any other pin	-0.3 to +7.0V

APPLICATIONS

- Consumer digital satellite decoders
- Professional digital satellite decoders
- Communication systems




Fig.2. SL1710 block diagram

SL1710 Preliminary Information

ELECTRICAL CHARACTERISTICS

$T_{amb} = 0^{\circ}\text{C}$ to $+80^{\circ}\text{C}$, $V_{EE} = 0\text{V}$, $V_{CC} = 4.75$ to 5.25V , $F_{if} = 479.5\text{MHz}$, IF bandwidth $\pm 15\text{MHz}$, output amplitude -11dBV

These characteristics are guaranteed by either production test or design. They apply within the specified ambient temperature and supply voltage unless otherwise stated.

Characteristic	Pin	Value			Units	Conditions
		Min	Typ	Max		
Supply voltage	6,9,16	4.75		5.25	V	
Supply current	6,9,16		94	110	mA	
RF Input						
RF freq range	4, 5	350		500	MHz	
Impedance	4, 5		75		ohm	@ 480MHz. Fig. 4
VSWR	4, 5			1.7		@ 480MHz. Fig. 4
Noise Figure	4, 5			19	dB	AGC at maximum gain
Noise Figure variation with gain	4, 5		0.5	1	dB/dB	
VCO						
V_{CO} freq (f_o) control range	13, 14	350		500	MHz	External tank circuit with varicap
Phase noise	13, 14			-85	dBc/Hz	@ 10kHz from f_o . but measured in I or Q output. Note ^(1,2)
f_o sensitivity to V_{CC}	13, 14			2	MHz/Volt	Fixed external components and no control loop
f_o sensitivity to temperature	13, 14			40	KHz/ $^{\circ}\text{C}$	Uncompensation
Prescaler output, VOH	10, 11	$V_{CC}-0.96$			Volt	At 25°C
PREScaler output, VOL	10, 11			$V_{CC}-1.65$	Volt	
Prescaler output duty cycle	10, 11	40			60	%Under maximum load conditions Fig. 5
AGC						
Gain, $V_{agc} = +2.5\text{V}$			40		dB	
Temp stability of gain	1			± 2	dB	For any gain setting 0V to 5V
Gain, $V_{agc} = +0.5\text{V}$	1	44			dB	See Fig.6
Gain, $V_{agc} = +V_{CC} - 0.5\text{V}$	1			32	dB	See Fig.6
AGC range			18		dB	
I Q outputs						
Output impedance	2, 7			8	ohm	480MHz local oscillator, 481 to 495MHz RF input @ -51dBV
Output clipping level	2, 7	1.5			V p-p	Gain set to give -11dBV , 1-15MHz baseband output into maximum load. Fig. 7
I phase lag with respect to Q	2, 7	88	90	92	degs	Fig. 8
IQ crosstalk				20	dB	1 -15MHz
Output amplitude match	2, 7			1	dB	I relative to Q, 1 -15MHz
Baseband flatness	2, 7			± 1	dB	1-15MHz, 1k Ω 15pF load
Two tone 3rd order intercept point	2, 7	+3			dBV	Referred to output. @ 1MHz
Im3	2, 7	28			dBc	Output load 1kohm, 15pF, all AGC settings, 0.7V pk-pk output
LO, and SptuII in IQ outputs	2, 7			-30	dBV	1-100MHz

ELECTRICAL CHARACTERISTICS (continued)

$T_{amb}=0^{\circ}C$ to $80^{\circ}C$, $V_{ee}=0V$, $V_{cc}=4.75$ to $5.25V$, These characteristics are guaranteed by either production test or design. They apply within the specified ambient temperature and supply voltage unless otherwise stated.

Characteristic	Pin	Value			Units	Conditions
		Min	Typ	Max		
Prescaler sidebands	2, 7		-50	-47	dBV	Measured in IQ outputs
Power supply rejection	2, 7	25	30		dB	Attenuation VCC to IQ outputs, over 0-500kHz

Notes:

1. The choice of L will have an effect on phase noise of the VCO
2. Target value at $f_0=500MHz$, L (tank)=10nH, Q (tank, unloaded)=50, SSB

DESCRIPTION

The SL1710 is a quadrature downconverter, intended for high linearity, low noise digital satellite applications. It contains all the elements necessary, with the exception of the VCO tuning components, to extract baseband I and Q signals from a QPSK or QAM IF input signal.

A block diagram for the SL1710 is shown in Fig. 2.

In normal consumer digital satellite applications, the device is fed via a SAW filter, centred at the standard IF of 479.5MHz. A filtered single channel is therefore presented to the device, at a typical level of -51dBV. An AGC is included with 18dB of gain control, which is guaranteed to provide an overall conversion gain between 30 and 45dB from the RF input to the I and Q outputs.

The quadrature mixers are fed from an on-chip oscillator which is centred on the incoming IF. The oscillator external tuning network should be fully symmetric, to ensure optimum gain and phase match.

Single ended I and Q amplifiers are provided, which output a 760mV (p/p) signal, assuming a nominal -51dBV input signal and 40dB gain, suitable for driving a dual channel ADC such as the PCA 869, PCA 913 and PCA 916 via an anti-alias filter (see application notes). The ADC is normally AC coupled via two capacitors (typically 4.7µF).

The SL1710 also includes divide by 32 prescaler output. These may be fed to an external PLL circuit which can be used to drive the on-chip oscillator, thus forming a complete control loop.

The VCO can be disabled by applying 0V to pin 15.




Fig. 3 Demonstration board circuit diagram




Fig.4 Typical RF input impedance

APPLICATION NOTES

These application notes should be read in conjunction with the circuit diagram Fig 3. and the PCB layout illustrated in Figs 9 and 10. An alternative oscillator configuration using a SAW Resonator is shown in the circuit diagram Fig. 11 and the PCB layout illustrated in Figs 12 and 13. These boards have been designed to permit the initial evaluation of the SL1710 performance.

VARACTOR TUNED

The application detailed in Fig.3 uses a synthesised VCO. The tuning range of the oscillator is;

Varactor line Voltage.	Oscillator Frequency
5 Volts	458MHz
30 Volts	504MHz

This configuration gives a VCO sensitivity of 1.84MHz/Volt. The inductor L1 is a 12nF surface mount component. Different VCO centre frequencies and sensitivities can be achieved by changing the values of L1, C12 and C13.

The VCO frequency is controlled by the SP5611 synthesiser which is programmed via an I²C bus. The RF input to the synthesiser is from the SL1710 prescaler outputs via RF inductors L3 and L4.

SAW RESONATOR OSCILLATOR

The application detailed in Fig. 11 shows an SL1710 with a SAW Resonator controlled oscillator. In this instance the frequency accuracy and stability of the oscillator are determined by the Saw Resonator. The PCB detailed in Figs. 12 and 13 is designed to accommodate the following SAWR;

Manufacturer	Part No
MURATA	SAR479.45MB10X200

PRESCALER OUTPUTS

The VCO frequency/32 is available at the differential prescaler outputs pins 10 and 11. This enables the on board VCO to be synthesised via a PLL.

VCO DISABLE

The on-chip oscillator can be disabled by connecting the VCO Disable (pin 15) to ground and enabled by connecting the pin to V_{CC} via a 4K7 pull up resistor.

AGC

The DC voltage measured at TP1 should be adjusted using VR1 to read 2.5 volts with respect to V_{EE}. this voltage equates to the nominal centre of the AGC control curve. The control voltage applied to pin 1 can be varied between 0.5 Volts (maximum gain) and V_{CC} -0.5 Volts minimum gain)

I & Q OUTPUTS

The I and Q output stages of the SL1710 are sensitive to the loads connected to them. To avoid degrading the output signals resistive loads connected to these pins should always be $1\text{K}\Omega$ or greater with a parallel capacitance of 15pF or less

For evaluation purposes this makes the output unsuitable for connection to test equipment via normal coaxial cables. To alleviate this problem the application board is fitted with emitter follower buffer amplifiers which allow the connection of loads as low as 50Ω via coaxial cables without loading the output stages of the SL1710. These buffer amplifiers can be either connected in circuit, or bypassed by changing the position of Links 1 and 2.

This technique may be used in a real application where the SL1710 is used to drive an ADC via an anti-alias filter. Great care must be taken to ensure that the loading conditions stated above are not exceeded when designing the anti-alias filter section. Use of an emitter follower buffer is the easiest way to alleviate this constraint.

With the AGC voltage adjusted to 2.5 Volts apply an input signal to the IF IN (pin 5) and monitor the Base Band output level at the I and Q outputs. Adjust the RF input level until an output level of 760mV pk-pk is achieved. For best performance this level should not be exceeded.




Fig.5 Maximum prescaler output load




Fig. 6 AGC operation




Fig. 7 Maximum IQ output load




Fig. 8 Output impedance




Fig. 9 Demonstration PCB top view




Fig. 10 Demonstration PCB bottomview




Fig. 11 SL1710 I & Q downconverter with saw resonator




Fig. 12






Fig. 13



	Min mm	Max mm	Min inch	Max inch
A	1.35	1.75	0.053	0.069
A1	0.10	0.25	0.004	0.010
D	9.80	10.00	0.386	0.394
H	5.80	6.20	0.228	0.244
E	3.80	4.00	0.150	0.157
L	0.40	1.27	0.016	0.050
e	1.27 BSC		0.050 BSC	
b	0.33	0.51	0.013	0.020
c	0.19	0.25	0.008	0.010
O	0°	8°	0°	8°
h	0.25	0.50	0.010	0.020
Pin Features				
N	16		16	
Conforms to JEDEC MS-012AC Iss. C				

Notes:

1. The chamfer on the body is optional. If not present, a visual index feature, e.g. a dot, must be located within the cross-hatched area.
2. Controlling dimensions are in inches.
3. Dimension D do not include mould flash, protusion or gate burrs. These shall not exceed 0.006" per side.
4. Dimension E1 do not include inter-lead flash or protusion. These shall not exceed 0.010" per side.
5. Dimension b does not include dambar protusion / intrusion. Allowable dambar protusion shall be 0.004" total in excess of b dimension.

© Zarlink Semiconductor 2002 All rights reserved.							Package Code DC	
ISSUE	1	2	3	4	5		Previous package codes	Package Outline for 16 lead SOIC (0.150" Body Width)
ACN	6745	201938	202597	203706	212431		MP / S	
DATE	7Apr95	27Feb97	12Jun97	9Dec97	25Mar02			GPD00012
APPRD.								



**For more information about all Zarlink products
visit our Web Site at
www.zarlink.com**

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I²C components conveys a licence under the Philips I²C Patent rights to use these components in and I²C System, provided that the system conforms to the I²C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE
