

PRELIMINARY

Ultra37064


UltraLogic™ 64-Macrocell ISR™ CPLD

Features

- 64 macrocells in four logic blocks
- In-System Reprogrammable™ (ISR™)
 - JTAG-compliant on-board programming
 - Design changes don't cause pinout changes
 - Design changes don't cause timing changes
- Up to 64 I/Os
 - plus 5 dedicated inputs including 4 clock inputs
- High speed
 - $f_{MAX} = 167$ MHz
 - $t_{PD} = 6.5$ ns

- $t_S = 3.5$ ns
- $t_{CO} = 4.5$ ns
- Product-term clocking
- IEEE1149.1 JTAG boundary scan
- Programmable slew rate control on individual I/Os
- Low power option on individual logic block basis
- 5V and 3.3V I/O capability
- Bus Hold capabilities on all I/Os
- Simple Timing Model
- PCI compliant
- 44–100 pins in TQFP, PLCC, and CLCC packages
- Pinout compatible with the Ultra37064V, Ultra37032/37032V, Ultra37128/37128V, CY7C372i, CY7C373i

Logic Block Diagram (100-pin TQFP)



37064-1

Selection Guide

	Ultra37064-167	Ultra37064-125	Ultra37064-100
Maximum Propagation Delay, t_{PD} (ns)	6.5	10	12
Minimum Set-Up, t_S (ns)	3.5	5.5	6.0
Maximum Clock to Output, t_{CO} (ns)	4.5	6.5	7.0
Typical Supply Current, I_{CC} (mA) in Low Power Mode	30	30	30



Functional Description

The Ultra37064 is an In-System Reprogrammable (ISR) Complex Programmable Logic Device (CPLD) and is part of the Ultra37000™ family of high-density, high-speed CPLDs. Like all members of the Ultra37000 family, the Ultra37064 is designed to bring the ease of use and high performance of the 22V10 to high-density PLDs.

# of Pins	# Buried Macrocells	# I/O Macrocells	Package Types
44	32	32	TQFP, PLCC
84	0	64	PLCC
100	0	64	TQFP

For a more detailed description of the architecture and features of the Ultra37064 see the Ultra37000 family data sheet.

Fully Routable with 100% Logic Utilization

The Ultra37064 is designed with a robust routing architecture which allows utilization of the entire device with a fixed pinout. This makes Ultra37000 optimal for implementing on-board design changes using ISR without changing pinouts.

Simple Timing Model

The Ultra37064 features a very simple timing model with predictable delays. Unlike other high-density CPLD architectures, there are no hidden speed delays such as fanout effects, interconnect delays, or expander delays. The timing model allows for design changes with ISR without causing changes to system performance.

Low Power Operation

Each Logic Block of the Ultra37064 can be configured as either High-Speed (default) or Low-Power. In the Low-Power

mode, the logic block consumes approximately 50% less power and slows down by t_{LP} .

Output Slew Rate Control

Each output can be configured with either a fast edge rate (default) for high performance, or a slow edge rate for added noise reduction. In the fast edge rate mode, outputs switch at 3V/ns max. and in the slow edge rate mode, outputs switch at 1V/ns max. There is a nominal delay for I/Os using the slow edge rate mode.

3.3V or 5V I/O Operation

The Ultra37064 operates with a 5V supply, and can support 5V or 3.3V I/O levels. V_{CCO} connections provide the capability of interfacing to either a 5V or 3.3V bus. By connecting the V_{CCO} pins to 5V the user insures 5V TTL levels on the outputs. If V_{CCO} is connected to 3.3V the output levels meet 3.3V JEDEC standard CMOS levels and are 5V tolerant. A nominal timing delay is incurred on output buffers when V_{CCO} is set to 3.3V. This device requires 5V ISR programming.

In-System Reprogramming


The Ultra37064 can be programmed in system using IEEE 1149.1 compliant JTAG programming protocol. The Ultra37064 can also be programmed on a number of traditional parallel programmers including Cypress's *Impulse3™* programmer and industry standard third-party programmers. For an overview of ISR programming, refer to the Ultra37000 Family data sheet and for UltraISR cable and software specifications, refer to InSRkit: ISR Programming data sheet (CY3600i).

Design Tools


Development software for the Ultra37064 is available from Cypress's *Warp™* or third-party bolt-in software packages as well as a number of third-party development packages. Please refer to the *Warp™* or third-party tool support data sheets for further information.

Pin Configurations

44-pin TQFP
Top View




44-pin PLCC/CLCC
Top View





Pin Configurations (continued)

100-pin TQFP
Top View



37064-5



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65°C to +150°C
 Ambient Temperature with
 Power Applied -55°C to +125°C
 Supply Voltage to Ground Potential -0.5V to +7.0V

DC Voltage Applied to Outputs
 in High Z State -0.5V to +7.0V
 DC Input Voltage -0.5V to +7.0V
 DC Program Voltage 4.5 to 5.5V
 Current into Outputs 16 mA
 Static Discharge Voltage >2001V
 (per MIL-STD-883, Method 3015)
 Latch-Up Current >200 mA

Operating Range^[1]

Range	Ambient Temperature ^[1]	Junction Temperature	Output Condition	V _{CC}	V _{CCO}
Commercial	0°C to +70°C	0°C to +90°C	5V	5V ± 0.25V	5V ± 0.25V
			3.3V	5V ± 0.25V	3.3V ± 0.3V
Industrial	-40°C to +85°C	-40°C to +125°C	5V	5V ± 0.5V	5V ± 0.5V
			3.3V	5V ± 0.5V	3.3V ± 0.3V
Military ^[2]	-55°C to +125°C	-55°C to +130°C	5V	5V ± 0.5V	5V ± 0.5V
			3.3V	5V ± 0.5V	3.3V ± 0.3V

Shaded areas contain advance information.

Notes:

1. Normal Programming Conditions apply across Ambient Temperature Range for specified programming methods. For more information on programming the Ultra37000 family devices see the Ultra37000 family data sheet.
2. T_A is the "instant on" case temperature.



Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	Min.	Typ.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = Min. I _{OH} = -3.2 mA (Com'I/Ind) ^[3]	2.4			V
		I _{OH} = -2.0 mA (Mil) ^[3]	2.4			V
V _{OZH}	Output HIGH Voltage with Output Disabled ^[7]	V _{CC} = Max. I _{OH} = 0 μA (Com'I/Ind) ^[4]			4.0	V
		I _{OH} = -50 μA (Com'I/Ind) ^[4]			3.6	V
V _{OL}	Output LOW Voltage	V _{CC} = Min. I _{OL} = 16 mA (Com'I/Ind) ^[3]			0.5	V
		I _{OL} = 12 mA (Mil) ^[3]			0.5	V
V _{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH voltage for all inputs ^[5]	2.0		V _{CCmax}	V
V _{IL}	Input LOW Voltage	Guaranteed Input Logical LOW voltage for all inputs ^[5]	-0.5		0.8	V
I _{IX}	Input Load Current	V _I = GND OR V _{CC}	-10		10	μA
I _{OZ}	Output Leakage Current	V _O = GND or V _{CC} , Output Disabled	-50		50	μA
		V _{CC} = Max., V _O = 3.3V, Output Disabled ^[4]	0	-70	-125	μA
I _{OS}	Output Short Circuit Current ^[6, 7]	V _{CC} = Max., V _{OUT} = 0.5V	-30		-160	mA
I _{CC-HS}	Power Supply Current ^[8] Per Logic Block – High Speed Mode	V _{CC} = Max., I _{OUT} = 0 mA, f = 1 MHz, V _{IN} = GND or V _{CC}			25	mA
I _{CC-LP}	Power Supply Current ^[8] Per Logic Block – Low Power Mode	V _{CC} = Max., I _{OUT} = 0 mA, f = 1 MHz, V _{IN} = GND or V _{CC}			13	mA
I _{BHL}	Input Bus Hold LOW Sustaining Current	V _{CC} = Min., V _{IL} = 0.8V	+75			μA
I _{BHH}	Input Bus Hold HIGH Sustaining Current	V _{CC} = Min., V _{IH} = 2.0V	-75			μA
I _{BHLO}	Input Bus Hold LOW Overdrive Current	V _{CC} = Max.			+500	μA
I _{BHHO}	Input Bus Hold HIGH Overdrive Current	V _{CC} = Max.			-500	μA

Inductance^[7]

Parameter	Description	Test Conditions	44-lead TQFP	44-lead PLCC	44-lead CLCC	84-lead PLCC	100-lead TQFP	Unit
L	Maximum Pin Inductance	V _{IN} = 5.0V at f = 1 MHz	2	5	2	8	8	nH

Capacitance^[7]

Parameter	Description	Test Conditions	Max.	Unit
C _{I/O}	Input/Output Capacitance	V _{IN} = 5.0V at f = 1 MHz at T _A = 25°C	8	pF
C _{CLK}	Clock Signal Capacitance	V _{IN} = 5.0V at f = 1 MHz at T _A = 25°C	12	pF




Notes:

- I_{OH} = -2 mA, I_{OL} = 2 mA for TDO.
- When the I/O is output disabled, the bus-hold circuit can weakly pull the I/O to a maximum of 4.0V if no leakage current is allowed. This voltage is lowered significantly by a small leakage current. Note that all I/Os are output disabled during ISR programming. Refer to the application note "Understanding Bus Hold" for additional information.
- These are absolute values with respect to device ground. All overshoots due to system or tester noise are included.
- Not more than one output should be tested at a time. Duration of the short circuit should not exceed 1 second. V_{OUT} = 0.5V has been chosen to avoid test problems caused by tester ground degradation.
- Tested initially and after any design or process changes that may affect these parameters.
- Measured with 16-bit counter programmed into the logic block. Total device power calculated by summing the I_{CC} specifications for the mode of operation of each logic block.


Endurance Characteristics^[7]

Parameter	Description	Test Conditions	Min.	Typ.	Unit
N	Minimum Reprogramming Cycles	Normal Programming Conditions ^[1]	1,000	10,000	Cycles

AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT



Parameter ^[9]	V _X	Output Waveform—Measurement Level
t _{ER(-)}	1.5V	
t _{ER(+)}	2.6V	
t _{EA(+)}	1.5V	
t _{EA(-)}	V _{the}	

(d) Test Waveforms

Note:

9. t_{ER} measured with 5-pF AC Test Load and t_{EA} measured with 35-pF AC Test Load.



Switching Characteristics Over the Operating Range^[10]

Parameter	Description	37064-167		37064-125		37064-100		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Combinatorial Mode Parameters								
$t_{PD}^{[11,12,13]}$	Input to Combinatorial Output		6.5		10		12	ns
$t_{PDL}^{[11,12,13]}$	Input to Output Through Transparent Input or Output Latch		10		13		15	ns
$t_{PDLL}^{[11,12,13]}$	Input to Output Through Transparent Input and Output Latches		12		15		16	ns
$t_{EA}^{[11,12,13]}$	Input to Output Enable		10		14		16	ns
$t_{ER}^{[11]}$	Input to Output Disable		10		14		16	ns
Input Register Parameters								
t_{WL}	Clock or Latch Enable Input LOW Time ^[7]	2.5		3		3		ns
t_{WH}	Clock or Latch Enable Input HIGH Time ^[7]	2.5		3		3		ns
t_{IS}	Input Register or Latch Set-Up Time	2		2		2		ns
t_{IH}	Input Register or Latch Hold Time	2		2		2		ns
$t_{ICO}^{[11,12,13]}$	Input Register Clock or Latch Enable to Combinatorial Output		11		12.5		16	ns
$t_{ICOL}^{[11,12,13]}$	Input Register Clock or Latch Enable to Output Through Transparent Output Latch		12		16		18	ns
Synchronous Clocking Parameters								
$t_{CO}^{[12,13]}$	Synchronous Clock (CLK ₀ , CLK ₁ , CLK ₂ , or CLK ₃) or Latch Enable to Output		4.5		6.5		7	ns
$t_S^{[11]}$	Set-Up Time from Input to Sync. Clk (CLK ₀ , CLK ₁ , CLK ₂ , or CLK ₃) or Latch Enable	3.5		5.5		6		ns
t_H	Register or Latch Data Hold Time	0		0		0		ns
$t_{CO2}^{[11, 12, 13]}$	Output Synchronous Clock (CLK ₀ , CLK ₁ , CLK ₂ , or CLK ₃) or Latch Enable to Combinatorial Output Delay (Through Logic Array)		10		14		16	ns
$t_{SCS}^{[11]}$	Output Synchronous Clock (CLK ₀ , CLK ₁ , CLK ₂ , or CLK ₃) or Latch Enable to Output Synchronous Clock (CLK ₀ , CLK ₁ , CLK ₂ , or CLK ₃) or Latch Enable (Through Logic Array)	6		8.0		10		ns
$t_{SL}^{[11]}$	Set-Up Time from Input Through Transparent Latch to Output Register Synchronous Clock (CLK ₀ , CLK ₁ , CLK ₂ , or CLK ₃) or Latch Enable	7.5		10		12		ns
t_{HL}	Hold Time for Input Through Transparent Latch from Output Register Synchronous Clock (CLK ₀ , CLK ₁ , CLK ₂ , or CLK ₃) or Latch Enable	0		0		0		ns
Product Term Clocking Parameters								
$t_{COPT}^{[11, 12, 13]}$	Product Term Clock or Latch Enable (PTCLK) to Output		10		11		20	ns
t_{SPT}	Set-Up Time from Input to Product Term Clock or Latch Enable (PTCLK)	2.5		3		6		ns
t_{HPT}	Register or Latch Data Hold Time	2.5		3		6		ns
$t_{ISPT}^{[11]}$	Set-Up Time for Buried Register used as an Input Register from Input to Product Term Clock or Latch Enable (PTCLK)		-2		-2		-2	ns

Notes:

- 10. All AC parameters are measured with 16 outputs switching and 35-pF AC Test Load.
- 11. Logic Blocks operating in low power mode, add t_{LP} to this spec.
- 12. Outputs using Slow Output Slew Rate, add t_{SLEW} to this spec.
- 13. When $V_{CC0} = 3.3V$, add $t_{3,3IO}$ to this spec.




Switching Characteristics Over the Operating Range^[10] (continued)

Parameter	Description	37064-167		37064-125		37064-100		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{IHPT}	Buried Register Used as an Input Register or Latch Data Hold Time		6.5		9		19	ns
t _{CO2PT} ^[11, 12, 13]	Product Term Clock or Latch Enable (PTCLK) to Output Delay (Through Logic Array)		14		19		21	ns
Pipelined Mode Parameters								
t _{ICS} ^[11]	Input Register Synchronous Clock (CLK ₀ , CLK ₁ , CLK ₂ , or CLK ₃) to Output Register Synchronous Clock (CLK ₀ , CLK ₁ , CLK ₂ , or CLK ₃)	6		8		10		ns
Operating Frequency Parameters								
f _{MAX1}	Maximum Frequency with Internal Feedback (Lesser of 1/t _{SCS} , 1/(t _S + t _H), or 1/t _{CO}) ^[7]	167		125		100		MHz
f _{MAX2}	Maximum Frequency Data Path in Output Registered/Latched Mode (Lesser of 1/(t _{WL} + t _{WH}), 1/(t _S + t _H), or 1/t _{CO})	200		158.3		143		MHz
f _{MAX3}	Maximum Frequency with External Feedback (Lesser of 1/(t _{CO} + t _S) or 1/(t _{WL} + t _{WH}))	105		83.3		76.9		MHz
f _{MAX4}	Maximum Frequency in Pipelined Mode (Lesser of 1/(t _{CO} + t _{IS}), 1/t _{ICS} , 1/(t _{WL} + t _{WH}), 1/(t _{IS} + t _{IH}), or 1/t _{SCS})	143		125		100		MHz
Reset/Preset Parameters								
t _{RW}	Asynchronous Reset Width ^[7]	8		10		12		ns
t _{RR} ^[11]	Asynchronous Reset Recovery Time ^[7]	10		12		14		ns
t _{RO} ^[11, 12, 13]	Asynchronous Reset to Output		13		15		18	ns
t _{PW}	Asynchronous Preset Width ^[7]	8		10		12		ns
t _{PR} ^[11]	Asynchronous Preset Recovery Time ^[7]	10		12		14		ns
t _{PO} ^[11, 12, 13]	Asynchronous Preset to Output		13		15		18	ns
User Option Parameters								
t _{LP}	Low Power Adder		5		6		6	ns
t _{SLEW}	Slow Output Slew Rate Adder		2		2		4	ns
t _{3.3IO}	3.3V I/O mode timing Adder		0.1		0.1		0.1	ns
JTAG Timing Parameters								
t _{S JTAG}	Set-Up Time from TDI and TMS to TCK	0		0		0		ns
t _{H JTAG}	Hold Time on TDI and TMS	20		20		20		ns
t _{CO JTAG}	Falling Edge of TCK to TDO		20		20		20	ns
f _{JTAG}	Maximum JTAG Tap Controller Frequency		20		20		20	MHz


Switching Waveforms

Combinatorial Output




37064-14

Registered Output with Synchronous Clocking



37064-15


Registered Output with Product Term Clocking Input Going Through the Array



37064-16


Switching Waveforms (continued)

Registered Output with Product Term Cloning
Input Coming From Adjacent Buried Register




37064-17

Latched Output



37064-18


Registered Input



37064-19


Switching Waveforms (continued)

Clock to Clock




37064-20

Latched Input



37064-21


Latched Input and Output



37064-22


Switching Waveforms (continued)

Asynchronous Reset




37064-23

Asynchronous Preset



37064-24

Output Enable/Disable



37064-25



Ordering Information


Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
167	CY37064P100-167AC	A100	100-Pin Thin Quad Flatpack	Commercial
	CY37064P84-167JC	J83	84-Pin Plastic Leaded Chip Carrier	
	CY37064P44-167AC	A44	44-Pin Thin Quad Flatpack	
	CY37064P44-167JC	J67	44-Pin Plastic Leaded Chip Carrier	
125	CY37064P100-125AC	A100	100-Pin Thin Quad Flatpack	Commercial
	CY37064P84-125JC	J83	84-Pin Plastic Leaded Chip Carrier	
	CY37064P44-125AC	A44	44-Pin Thin Quad Flatpack	
	CY37064P44-125JC	J67	44-Pin Plastic Leaded Chip Carrier	
	CY37064P100-125AI	A100	100-Pin Thin Quad Flatpack	Industrial
	CY37064P84-125JI	J83	84-Pin Plastic Leaded Chip Carrier	
	CY37064P44-125AI	A44	44-Pin Thin Quad Flatpack	
	CY37064P44-125JI	J67	44-Pin Plastic Leaded Chip Carrier	
CY37064P44-125YMB	Y67	44-Pin Ceramic Leadless Chip Carrier	Military	
100	CY37064P100-100AC	A100	100-Pin Thin Quad Flatpack	Commercial
	CY37064P84-100JC	J83	84-Pin Plastic Leaded Chip Carrier	
	CY37064P44-100AC	A44	44-Pin Thin Quad Flatpack	
	CY37064P44-100JC	J67	44-Pin Plastic Leaded Chip Carrier	
	CY37064P100-100AI	A100	100-Pin Thin Quad Flatpack	Industrial
	CY37064P84-100JI	J83	84-Pin Plastic Leaded Chip Carrier	
	CY37064P44-100AI	A44	44-Pin Thin Quad Flatpack	
	CY37064P44-100JI	J67	44-Pin Plastic Leaded Chip Carrier	
CY37064P44-100YMB	Y67	44-Pin Ceramic Leadless Chip Carrier	Military	

In-System Reprogrammable, ISR, UltraLogic, FLASH370, Ultra37000, InSRkit, *Impulse3*, and *Warp2*Sim are trademarks of Cypress Semiconductor Corporation.
Warp2 and *Warp3* are registered trademarks of Cypress Semiconductor Corporation.


Document #: 38-00724

Package Diagrams

44-Lead Thin Plastic Quad Flat Pack A44




DIMENSIONS ARE IN MILLIMETERS




DETAIL A

51-85064-B




Package Diagrams (continued)

100-Pin Thin Plastic Quad Flat Pack (TQFP) A100




DIMENSIONS ARE IN MILLIMETERS.





DETAIL A

51-85048-A



44-Lead Plastic Leaded Chip Carrier J67

DIMENSIONS IN INCHES MIN. MAX.




51-85003-A



Package Diagrams (continued)

84-Lead Plastic Leaded Chip Carrier J83



51-85006-A



Package Diagrams (continued)

44-Pin Ceramic Leaded Chip Carrier Y67

