

DISCONTINUED

SED1600

CMOS 80-SEGMENT LCD DRIVER

- 80-bit High Voltage Output
- 1/100 to 1/300 Display Duty

DESCRIPTION


The SED1600 is a dot matrix LCD segment (column) driver for driving a high-capacity LCD panel at duty cycles higher than 1/100 (up to 1/300). The LSI has a wide range of LCD driving voltages. Due to the architecture of the SED1600, the LCD driving voltage, V_0 , is isolated from the V_{DD} supply. This provides the ability to adjust the offset bias independently of V_{DD} . These unique features allow the SED1600 to interface with a variety of LCD panels. The SED1600 does not require a controller to output an enable signal to implement daisy chain technology. This provides for easy interfacing with the LCD controllers such as the SED1330, SED1351, SED1335, or the SED1341.

The SED1600 is used in conjunction with the SED1610 (86-row driver), SED1630 (68-bit row driver), SED1631 (100-row driver), SED1632 (86-bit row driver), SED1633 (100-bit row driver), and SED1634 (100-bit driver) to drive a large-capacity dot matrix LCD panel.


FEATURES

- Low-power CMOS technology
 - 80-bit segment (column) driver
 - High-speed 4-bit data bus with enable chain technology
 - Duty cycle 1/100 to 1/300
 - Shift clock frequency 6MHz max
 - Ability to adjust offset bias of the LCD source from V_{DD}
 - Daisy chain enable support
 - Selectable output shift direction
 - No enable signal by controller is required
 - Wide range of LCD voltage -12 to -28V
 - Supply voltage 5.0V \pm 10%
 - Package QFP5-100 pin (FAA)
- DIE: Al pad chip (DAA)
Au bump (DAB)


SYSTEM BLOCK DIAGRAM



■ BLOCK DIAGRAM



■ PINOUT



■ PIN DESCRIPTION

Pin Name	I/O	Function																																																														
SEG0 to SEG79	O	LCD driving segment (column) outputs Each output changes at the falling edge of LP.																																																														
D0 TO D3	I	Display data inputs.																																																														
XSCL	I	Shift clock of display data (falling edge trigger).																																																														
LP	I	Latch pulse of display data (falling edge trigger).																																																														
EI01, EI02	I/O	Enable I/O, which is controlled by SHL input . Output is reset by LP, and automatically falls when 80 bits of data are taken in.																																																														
SHL	I	Shift direction selection and EIO pin I/O control. When data (a, b, c, d) (e, f, g, h).....(w, x, y, z) are input to pins (D3, D2, D1, D0) respectively, the following relation is established between the data and segment outputs: <table border="1" style="margin-left: 20px;"> <thead> <tr> <th rowspan="2">SHL</th> <th colspan="12">SEG</th> <th colspan="2">EIO</th> </tr> <tr> <th>79</th><th>78</th><th>77</th><th>76</th><th>75</th><th>74</th><th>73</th><th>72</th><th>.....</th><th>3</th><th>2</th><th>1</th><th>0</th><th>1</th><th>2</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>a</td><td>b</td><td>c</td><td>d</td><td>e</td><td>f</td><td>g</td><td>h</td><td>.....</td><td>w</td><td>x</td><td>y</td><td>z</td><td>Output</td><td>Input</td> </tr> <tr> <td>H</td> <td>z</td><td>y</td><td>x</td><td>w</td><td>v</td><td>u</td><td>t</td><td>s</td><td>.....</td><td>d</td><td>c</td><td>b</td><td>a</td><td>Input</td><td>Output</td> </tr> </tbody> </table>	SHL	SEG												EIO		79	78	77	76	75	74	73	72	3	2	1	0	1	2	L	a	b	c	d	e	f	g	h	w	x	y	z	Output	Input	H	z	y	x	w	v	u	t	s	d	c	b	a	Input	Output
SHL	SEG												EIO																																																			
	79	78	77	76	75	74	73	72	3	2	1	0	1	2																																																	
L	a	b	c	d	e	f	g	h	w	x	y	z	Output	Input																																																	
H	z	y	x	w	v	u	t	s	d	c	b	a	Input	Output																																																	
FR	I	AC signal of LCD driving outputs.																																																														
V _{DD} , V _{SS}	Power Supplies	Logic circuit power. V _{DD} : 0 V (GND) V _{SS} : -5.0 V																																																														
V ₀ , V ₂ , V ₃ , V ₅	Power Supplies	LCD driving power. V ₅ : -12 to -28 V V _{DD} ≥ V ₀ ≥ V ₂ > V ₃ ≥ V ₅																																																														

■ ELECTRICAL CHARACTERISTICS

● Absolute Maximum Ratings

(V_{DD} = 0V)

Parameter	Symbol	Ratings	Unit
Supply voltage (1)	V _{SS}	-7.0 to +0.3	V
Supply voltage (2)	V ₅	-30.0 to +0.3	V
Supply voltage (2)	V ₀ , V ₂ , V ₃ *	V ₅ -0.3 to +0.3	V
Input voltage (1)	V _I	V _{SS} -0.3 to +0.3	V
Output voltage (1)	V _O	V _{SS} -0.3 to +0.3	V
Output current (1)	I _O	20	mA
Output current (2)	I _O SEG	20	mA
Allowable power dissipation	P _D	300	mW
Operating temperature	T _{opr}	-20 to +75	°C
Storage temperature	T _{stg}	-65 to +150	°C
Soldering temperature, time	T _{sol}	260°C, 10 sec (at lead)	—

* V₀, V₂ and V₃ must always satisfy the condition V_{DD} ≥ V₀ ≥ V₂ ≥ V₃ ≥ V₅.

● DC Electrical Characteristics

(Unless otherwise specified, $V_{DD} = V_0 = 0V$,
 $V_{SS} = -5.0V \pm 10\%$, $T_a = -20$ to $85^\circ C$)

Parameter	Symbol	Condition	Pin	Min	Typ	Max	Unit		
Operating voltage	V _{SS}		V _{SS}	-5.5	-5.0	-4.5	V		
Recommended op. voltage	V5		V5	-28.0	—	-12.0	V		
Minimum operating voltage				—	—	-8.0			
Operating voltage	—	Recommended value	V0	-2.5	—	0	V		
Operating voltage	V2	Recommended value	V2	3/9-V5	—	V0	V		
Operating voltage	V3	Recommended value	V3	V5	—	6/9-V5	V		
"H" input voltage	V _{IH}		E101, E102, X _{SCL} , LP, D0 to D3, FR, SHL	0.2V _{SS}	—	—	V		
"L" input voltage	V _{IL}			—	—	0.8V _{SS}	V		
"H" output voltage	V _{OH}	I _{OH} = -0.6 mA	E101, E102	-0.4	—	—	V		
"L" output voltage	V _{OL}	I _{OL} = 0.6 mA		—	—	V _{SS} +0.4	V		
Input leakage current	I _{LI}	V _{SS} ≤ V _I ≤ 0 V	D0 to D3, LP X _{SCL} , SHL, FR	—	—	2.0	μA		
	I _{L/O}	V _{SS} ≤ V _I ≤ 0 V	E101, E102	—	—	5.0	μA		
Stand-by current	I _{DD5}	V5 = -12.0 to -28.0 V V _{IH} = V _{DD} , V _{IL} = V _{SS}	V _{DD}	—	—	25	μA		
Output resistance	R _{SEG}	ΔV _{ON} = 0.5V	V5	-20.0V	SEG0 to SEG79	—	1.5	3.5	kΩ
				-14.0V		—	2.0	4.5	
				-8.0V		—	3.0	8.0	
Current dissipation (1)	I _{SS01}	V _{SS} = -5.0 V, V _{IH} = V _{DD} V _{IL} = V _{SS} , f _{X_{SCL}} = 1.92 MHz f _{LP} = 12 kHz, Frame period = 60 Hz; Input data: Inverted bit by bit, No-load	V _{SS}	—	120	500	μA		
Current dissipation (2)	I _{SS02}	V _{SS} = -5.0 V, V2 = -4.0 V V3 = -16.0 V, V5 = -20.0 V All other conditions are same as I _{SS01}	V5	—	20	100	μA		
Input capacitance	C _I	T _a = 25°C	D0 to D3, LP X _{SCL} , SHL, FR	—	—	8.0	pF		
	C _{I/O}		E101, E102	—	—	15.0	pF		

● AC Electrical Characteristics


(V_{SS} = -5.0 V ±10%, T_a = -20 to 85°C)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
XSCL period	t _{CCL}	t _r , t _f ≤ 10 ns	166	—	—	ns
XSCL "H" pulse width	t _{WCLH}		70	—	—	ns
XSCL "L" pulse width	t _{WCLL}		70	—	—	ns
Data setup time	t _{DS}		60	—	—	ns
Data hold time	t _{DH}		40	—	—	ns
XSCL-rise to LP-rise time	t _{LD}		0	—	—	ns
XSCL-fall to LP-fall time	t _{SL}		70	—	—	ns
LP-rise to XSCL-rise time	t _{LS}		70	—	—	ns
LP-fall to XSCL-fall time	t _{LH}		70	—	—	ns
LP "H" pulse width	t _{WLPH}		70	—	—	ns
LP "L" pulse width	t _{WLPL}		230	—	—	ns
Allowable FR delay time	t _{DFR}		-500	—	500	ns
Enable "H" setup time	t _{SU_{EH}}		40	—	—	ns
Enable "H" hold time	t _{HE_{EH}}		0	—	—	ns
Enable "L" setup time	t _{SU_{EL}}		0	—	—	ns
Enable "L" hold time	t _{HE_{EL}}		0	—	—	ns
Input signal rise time	t _r		—	—	50*	ns
Input signal fall time	t _f		—	—	50*	ns


* Note: The specifications for t_r and t_f are provided to prevent a malfunction which may occur when noise is mixed with a slow-down signal. To assure high-speed XSCL, both t_r and t_f must satisfy the following relation:

$$t_r, t_f < \frac{t_{CCL} - (t_{WCLH} + t_{WCLL})}{2}$$

● Timing Chart
○ Input Timing



o Output Timing




($V_{SS} = -5.0 V \pm 10\%$, $T_a = -20$ to $85^\circ C$)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
(LP-rise to disable) time	$t_{pdEOLLP}$	XSCL = "L"	—	—	70	ns
(XSCL-fall to disable) time	$t_{pdEOLCL}$	LP = "H"	—	—	70	ns
(XSCL-fall to enable) time	$t_{pdEOHCL}$		—	—	100	ns
(LP-fall to SEG output) time	t_{pdSLP}	$V_5 = -12.0$ to $-28.0 V$	—	—	4.5	μs
(FR to SEG output) delay time	t_{pdSFR}	$CL = 100 pF$	—	—	4.5	μs

■ EXAMPLE OF APPLICATION (SED1600)


(for 200 × 640 DOT MATRIX LCD)



Note:

* Be sure to connect a current limiter resistor. Also, connect decoupling capacitors (0.01μF) near pins V_{SS} and V5 of each LSI for noise protection.


■ PAD LAYOUT / PAD COORDINATION
● SED1600DAa (AL PAD)



Chip Specification	Dimension (mm)
Chip size	5.59 × 3.50
Pad pitch	0.160 min.
Chip thickness	0.40 ±0.025
Pad surface area	0.10mm

Pad			Pad			Pad		
No.	Name	(µm)	No.	Name	(µm)	No.	Name	(µm)
1	SEG0	-2461	35	SEG34	2632	69	SEG68	-560
2	SEG1	-2261	36	SEG35	2632	70	SEG69	-720
3	SEG2	-2069	37	SEG36	2632	71	SEG70	-880
4	SEG3	-1886	38	SEG37	2632	72	SEG71	-1040
5	SEG4	-1709	39	SEG38	2632	73	SEG72	-1203
6	SEG5	-1538	40	SEG39	2632	74	SEG73	-1366
7	SEG6	-1366	41	SEG40	2632	75	SEG74	-1538
8	SEG7	-1203	42	SEG41	2632	76	SEG75	-1709
9	SEG8	-1040	43	SEG42	2632	77	SEG76	-1885
10	SEG9	-880	44	SEG43	2632	78	SEG77	-2069
11	SEG10	-720	45	SEG44	2632	79	SEG78	-2261
12	SEG11	-560	46	SEG45	2632	80	SEG79	-2461
13	SEG12	-400	47	SEG46	2632	81	E102	-2632
14	SEG13	-240	48	SEG47	2632	82	D0	-2632
15	SEG14	-80	49	SEG48	2632	83	D1	-2632
16	SEG15	80	50	SEG49	2632	84	D2	-2632
17	SEG16	240	51	SEG50	2461	85	D3	-2632
18	SEG17	400	52	SEG51	2261	86	(D4)	-2632
19	SEG18	560	53	SEG52	2069	87	(D5)	-2632
20	SEG19	720	54	SEG53	1885	88	(D6)	-2632
21	SEG20	880	55	SEG54	1709	89	(D7)	-2632
22	SEG21	1040	56	SEG55	1538	90	VDD	-2632
23	SEG22	1203	57	SEG56	1366	91	VSS	-2632
24	SEG23	1366	58	SEG57	1203	92	V0	-2632
25	SEG24	1538	59	SEG58	1040	93	V2	-2632
26	SEG25	1709	60	SEG59	880	94	V3	-2632
27	SEG26	1885	61	SEG60	720	95	V5	-2632
28	SEG27	2069	62	SEG61	560	96	SHL	-2632
29	SEG28	2261	63	SEG62	400	97	XSCL	-2632
30	SEG29	2461	64	SEG63	240	98	LP	-2632
31	SEG30	2632	65	SEG64	80	99	FR	-2632
32	SEG31	2632	66	SEG65	-80	100	E101	-2632
33	SEG32	2632	67	SEG66	-240			-1548
34	SEG33	2632	68	SEG67	-400			

● SED1600DAb (AU PAD)



Chip Specification	Dimension (mm)
Chip size	5.59 × 3.50
Pad pitch	0.153 min.
Chip thickness	0.525 ±0.025

Pad			Pad			Pad		
No.	Name	(µm)	No.	Name	(µm)	No.	Name	(µm)
1	SEG0	-2227	35	SEG34	2622	69	SEG68	-538
2	SEG1	-2074	36	SEG35	2622	70	SEG69	-691
3	SEG2	-1920	37	SEG36	2622	71	SEG70	-845
4	SEG3	-1766	38	SEG37	2622	72	SEG71	-998
5	SEG4	-1613	39	SEG38	2622	73	SEG72	-1152
6	SEG5	-1459	40	SEG39	2622	74	SEG73	-1305
7	SEG6	-1305	41	SEG40	2622	75	SEG74	-1459
8	SEG7	-1152	42	SEG41	2622	76	SEG75	-1613
9	SEG8	-998	43	SEG42	2622	77	SEG76	-1766
10	SEG9	-845	44	SEG43	2622	78	SEG77	-1920
11	SEG10	-691	45	SEG44	2622	79	SEG78	-2074
12	SEG11	-538	46	SEG45	2622	80	SEG79	-2227
13	SEG12	-384	47	SEG46	2622	81	E102	-2381
14	SEG13	-230	48	SEG47	2622	82	D0	-2622
15	SEG14	-77	49	SEG48	2622	83	D1	-2622
16	SEG15	77	50	SEG49	2381	84	D2	-2622
17	SEG16	230	51	SEG50	2227	85	D3	-2622
18	SEG17	384	52	SEG51	2074	86	(D4)	-2622
19	SEG18	538	53	SEG52	1920	87	(D5)	-2622
20	SEG19	691	54	SEG53	1766	88	(D6)	-2622
21	SEG20	845	55	SEG54	1613	89	(D7)	-2622
22	SEG21	998	56	SEG55	1459	90	VDD	-2622
23	SEG22	1152	57	SEG56	1305	91	VSS	-2622
24	SEG23	1305	58	SEG57	1152	92	V0	-2622
25	SEG24	1459	59	SEG58	998	93	V2	-2622
26	SEG25	1613	60	SEG59	845	94	V3	-2622
27	SEG26	1766	61	SEG60	691	95	V5	-2622
28	SEG27	1920	62	SEG61	538	96	SHL	-2622
29	SEG28	2074	63	SEG62	384	97	XSCL	-2622
30	SEG29	2227	64	SEG63	230	98	LP	-2622
31	SEG30	2381	65	SEG64	77	99	FR	-2622
32	SEG31	2622	66	SEG65	-77	100	E101	-2381
33	SEG32	2622	67	SEG66	-230			-1578
34	SEG33	2622	68	SEG67	-384			