



2Mx8 MONOLITHIC FLASH ADVANCED*


FEATURES

- Access Times of 90, 120, 150nS
- Packaging:
 - 56 lead, Hermetic Ceramic, 0.520" CSOP (Package 207). Fits standard 56 SSOP footprint.
- Sector Architecture
 - 32 equal size sectors of 64KBytes each
 - Any combination of sectors can be erased. Also supports full chip erase.
- 100,000 Write/Erase Cycles Minimum (0°C to 70°)
- Organized as 2Mx8
- Commercial, Industrial, and Military Temperature Ranges
- 5 Volt Read and Write. 5V ± 10% Supply.
- Low Power CMOS
- Data Polling and Toggle Bit feature for detection of program or erase cycle completion.
- Supports reading or programming data to a sector not being erased.
- RESET pin resets internal state machine to the read mode.
- Multiple Ground Pins for Low Noise Operation

** This data sheet describes a product that may or may not be under development, and is subject to change or cancellation without notice*

Note: Programming information available upon request

FIG. 1 PIN CONFIGURATION FOR WMF2M8-XOPX5



PIN DESCRIPTION

I/O0-7	Data Inputs/Outputs
A0-20	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
V _{cc}	Power Supply
GND	Ground
RY/BY	Ready/Busy
RESET	Reset

5 FLASH MONOLITHICS



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Ratings	Unit
Voltage on Any Pin Relative to Vss	Vr	-2.0 to +7.0	V
Power Dissipation	Pr	8	W
Storage Temperature	Tstg	-65 to +125	°C
Short Circuit Output Current	Ios	100	mA

CAPACITANCE

(TA = +25°C)

Parameter	Symbol	Conditions	Max	Unit
Address Input capacitance	CA0	V _{I/O} = 0 V, f = 1.0 MHz	9	pF
Output Enable capacitance	COE	V _{IN} = 0 V, f = 1.0 MHz	9	pF
Write Enable capacitance	CWE	V _{IN} = 0 V, f = 1.0 MHz	9	pF
Chip Select capacitance	Ccs	V _{IN} = 0 V, f = 1.0 MHz	9	pF
Data I/O capacitance	C _{I/O}	V _{I/O} = 0 V, f = 1.0 MHz	12	pF

This parameter is guaranteed by design but not tested.

RECOMMENDED DC OPERATING CONDITIONS

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	V _{IH}	2.0	-	Vcc + 0.5	V
Input Low Voltage	V _{IL}	-0.5	-	+0.8	V
Operating Temperature (Mil.)	TA	-55	-	+125	°C
Operating Temperature (Ind.)	TA	-40	-	+85	°C

DC CHARACTERISTICS - CMOS COMPATIBLE

(Vcc = 5.0V, Vss = 0V, TA = -55°C to +125°C)

Parameter	Symbol	Conditions	Min	Max	Unit
Input Leakage Current	I _{LI}	Vcc = 5.5, V _{IN} = GND to Vcc		10	μA
Output Leakage Current	I _{LO}	Vcc = 5.5, V _{IN} = GND to Vcc		10	μA
Vcc Active Current for Read (1)	I _{CC1}	$\overline{CS} = V_{IL}, \overline{OE} = V_{IH}, f = 5\text{MHz}$		40	mA
Vcc Active Current for Program or Erase (2)	I _{CC2}	$\overline{CS} = V_{IL}, \overline{OE} = V_{IH}$		60	mA
Vcc Standby Current	I _{CC3}	Vcc = 5.5, $\overline{CS} = V_{IH}, f = 5\text{MHz}, \overline{RESET} = V_{CC} \pm 0.3V$		0.25	mA
Output Low Voltage	V _{OL}	I _{OL} = 12.0 mA, Vcc = 4.5		0.45	V
Output High Voltage	V _{OH}	I _{OH} = -2.5 mA, Vcc = 4.5	0.85xVcc		V
Low Vcc Lock-Out Voltage	V _{LKO}		3.2	4.2	V

NOTES:

- 1 The I_{CC} current listed includes both the DC operating current and the frequency dependent component (@ 5MHz). The frequency component typically is less than 2mA/MHz, with OE at V_{IH}.
- 2 I_{CC} active while Embedded Algorithm (program or erase) is in progress.
- 3 DC test conditions V_{IL} = 0.3V, V_{IH} = Vcc - 0.3V

**AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS - WE CONTROLLED**(V_{CC} = 5.0V, T_A = -55°C to +125°C)

Parameter	Symbol		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	
Write Cycle Time	tAVAV	tWC	90		120		150		nS
Chip Select Setup Time	tELWL	tCS	0		0		0		nS
Write Enable Pulse Width	tWLWH	tWP	45		50		50		nS
Address Setup Time	tAVWL	tAS	0		0		0		nS
Data Setup Time	tDVWH	tDS	45		50		50		nS
Data Hold Time	tWHDX	tDH	0		0		0		nS
Address Hold Time	tWLAX	tAH	45		50		50		nS
Write Enable Pulse Width High	tWHWL	tWPH	20		20		20		nS
Duration of Byte Programming Operation	tWHWH1			1		1		1	mS
Sector Erase	tWHWH2			15		15		15	Sec
Read Recovery Time before Write	tGHWL		0		0		0		μS
V _{CC} Setup Time	tVCS		50		50		50		μS
Chip Programming Time				100		100		100	Sec
Output Enable Hold Time (1)		tOE _H	10		10		10		nS
Chip Erase Time				480		480		480	Sec
RESET Pulse Width		tRP	500		500		500		nS

1 For Toggle and Data Polling

AC CHARACTERISTICS – READ-ONLY OPERATIONS(V_{CC} = 5.0V, T_A = -55°C to +125°C)

Parameter	Symbol		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	
Read Cycle Time	tAVAV	tRC	90		120		150		nS
Address Access Time	tAVQV	tACC		90		120		150	nS
Chip Select Access Time	tELQV	tCE		90		120		150	nS
Output Enable to Output Valid	tGLQV	tOE		40		50		55	nS
Chip Select High to Output High Z (1)	tEHQZ	tDF		20		30		35	nS
Output Enable High to Output High Z (1)	tGHQZ	tDF		20		30		35	nS
Output Hold from Addresses. CS or OE Change, whichever is First	tAXQX	tCH	0		0		0		nS
RESET Low to Read Mode (1)		tReady		20		20		20	μS

1 Guaranteed by design, not tested.




AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS, CS CONTROLLED
(VCC = 5.0V, VSS = 0V, TA = -55°C to +125°C)

Parameter	Symbol		-90		-120		-150		Unit
	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	tAVAV	tWC	90		120		150		nS
Write Enable Setup Time	tWLEL	tWS	0		0		0		nS
Chip Select Pulse Width	tELEH	tCP	45		50		50		nS
Address Setup Time	tAVEL	tAS	0		0		0		nS
Data Setup Time	tDVEH	tDS	45		50		50		nS
Data Hold Time	tEHDX	tDH	0		0		0		nS
Address Hold Time	tELAX	tAH	45		50		50		nS
Chip Select Pulse Width High	tEHEL	tCPH	20		20		20		nS
Duration of Byte Programming Operation	tWHWH1			1		1		1	mS
Sector Erase Time	tWHWH2			15		15		15	Sec
Read Recovery Time	tGHEL		0		0		0		µS
Chip Programming Time				100		10C		100	Sec
Chip Erase Time				480		48C		480	Sec
Output Enable Hold Time (1)		tOEH	10		10		10		nS

1 For Toggle and Data Polling.

FIG. 2
AC TEST CIRCUIT



AC TEST CONDITIONS

Parameter	Typ	Unit
Input Pulse Levels	$V_{IL} = 0, V_{IH} = 3.0$	V
Input Rise and Fall	5	nS
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

NOTES:

V_Z is programmable from -2V to +7V
 I_{OL} & I_{OH} programmable from 0 to 16mA
 Tester Impedance $Z_0 = 75$
 V_Z is typically the midpoint of V_{OH} and V_{OL}
 I_{OL} & I_{OH} are adjusted to simulate a typical resistive load circuit
 ATE tester includes jig capacitance

FIG. 3
RESET TIMING DIAGRAM






FIG. 4
AC WAVEFORMS FOR READ OPERATIONS








FIG. 6
AC WAVEFORMS CHIP/SECTOR
ERASE OPERATIONS



NOTE:
1 SA is the sector address for Sector Erase



FIG. 8
ALTERNATE CS CONTROLLED
PROGRAMMING OPERATION TIMINGS



NOTES:

1. PA represents the address of the memory location to be programmed.
2. PD represents the data to be programmed at byte address
3. \bar{D} is the output of the complement of the data written to the device
4. DOUT is the output of the data written to the device
5. Figure indicates the last two bus cycles of a four bus cycle sequence



ORDERING INFORMATION

W M F 2M8 - XXX X X 5

V_{PP} PROGRAMMING VOLTAGE
5 = 5V

DEVICE GRADE:
M = Military, 883 Screened -55°C to +125°C
I = Industrial -40°C to +85°C
C = Commercial 0°C to +70°C

PACKAGE TYPE:
OP = 56 Lead CSOP (Package 207)
fits standard 56 SSOP footprint

ACCESS TIME in nS

ORGANIZATION, 2M x 8

Flash PROM

MONOLITHIC

WHITE MICROELECTRONICS

FLASH MONOLITHICS