

The S-4622A is a CMOS thermal print head driver containing a 64-bit shift register and a latch. It can be used for general purpose because "H" or "L" can be selected for the latch and the driver enable. It is ideal for the bar-code printer and the thermal print head of high-speed printing because of its large driver output current of 70 mA.

■ Features

- Low current consumption : 0.4 mA typ.
($f_{CLK}=5$ MHz, SI: fixed)
- High speed operation : 7 MHz (chip)
5 MHz (cascade connection)
- Driver output voltage : 10 V max.
- Driver output current : 70 mA max.
- 64-bit shift register and latch are built in
- Driver enable
- Selectable "H/L" for latch and driver enable

■ Block Diagram




Figure 1

64-bit THERMAL HEAD DRIVER

S-4622A

■ Operation

(1) Fundamental Operation

The 64-bit shift register reads the data input to SI at the rising edge of the CLOCK input. Please use HIST in low or OPEN.

The latch circuit operates depending on the levels of CONT and LATCH ; it reads the data of the shift register when their levels are the same, and it holds the data of the shift register when they differ.

The latch data is output to the respective drivers when \overline{AEN} is low and BEN is high. The driver output transistor turns ON when the latch data is high and turns OFF when low. Turning \overline{AEN} high or BEN low makes all driver output transistors go off.

(2) Operation of Generating Historical Data

When HIST is high, OLD turns active. The data input to SI and the data input to OLD at the rising edge of the CLOCK input are read at the shift resistor as historical data by using logical circuit.

This is proceeded by AND of logical invert data of input data from OLD and input data from SI.

For example, when the last printed-data input to OLD and the up-data printed-data input to SI, historical data in the figure 2 in the below is read to the shift resistor.

Table 1

	Pattern 1	Pattern 2	Pattern 3	Pattern 4
The last printed-data (OLD)	●	●	○	○
The up-data printed-data (SI)	●	○	●	○
The historical data to the shift resistor	○	○	●	○

● is HIGH.

○ is LOW.

The application example is advantage for the preliminary powering-on electricity data of heating elements since when the last printed-data is ○ and the up-data printer-data is ●, the historical data will be ●.

■ **Terminal Functions** (Refer to the dimensions for the pad arrangement)

Table 2

No.	Name	Functions
1 to 64	DO ₁ to DO ₆₄ (DO _n)	Driver output terminals (Nch open-drain)
65, 69, 72, 73, 78, 82	V _{SS1}	GND for driver (0 V)
80	V _{DD}	Positive power supply for logic (+5 V)
66, 74	V _{SS0}	GND for logic (0 V)
76	CLK	Clock input terminal for 64-bit shift register
81	SI	Serial data input terminal for 64-bit shift register
67	SO	Serial data output terminal for 64-bit shift register
68	LATCH	Data latch signal input terminal When CONT="L" or open LATCH="L": Reads the data of the shift register LATCH="H": Holds the preceding data When CONT="H" LATCH="L": Holds the preceding data LATCH="H": Reads the data of the shift register
71	CONT	Data latch signal control terminal : Selects "H" or "L" for LATCH (pull-down resistor is built in)
75	AEN	Driver enable terminal : Outputs the latch data to the driver when low (pull-up resistor is built in)
70	BEN	Driver enable terminal : Outputs the latch data to the driver when high (pull-down resistor is built in)
79	OLD	Former column serial data input terminal (A pull- down resistor is built in)
77	HIST	Former column serial data input control terminal (A pull-down resistor is built in) HIST="H" : OLD terminal is active. HIST="L" or open : Input from OLD terminal is not allowed.

64-bit THERMAL HEAD DRIVER S-4622A

■ Absolute Maximum Ratings

Table 3

Parameter	Symbol	Ratings	Unit
Supply voltage	$V_{SS0.1} - V_{DD}$	-0.4 to +7.0	V
Driver output voltage	V_{DOH}	10	V
Driver output current	I_{DOL}	70	mA
Input voltage	V_{IN}	$V_{SS0}-0.5$ to $V_{DD}+0.5$	V
Output voltage	V_{OUT}	$V_{SS0}-0.5$ to $V_{DD}+0.5$	V
Max. junction temperature	T_{jMAX}	125	°C
Operating temperature range	T_{opr}	-10 to +80	°C
Storage temperature range	T_{stg}	-40 to +125	°C

■ DC Electrical Characteristics

Table 4

(Unless otherwise specified: $V_{DD}=5.0$ V±10%, $T_a=-10$ °C to 80 °C)

Parameter	Sybl	Conditions		Min.	Typ.	Max.	Unit	
Supply voltage	V_{DD}			4.5	5.0	5.5	V	
High level input voltage	V_{IH}	*1	$V_{DD}=5.0V$ $V_{IH}=5.0V$ $T_a=25^{\circ}C$	$0.7 \times V_{DD}$	—	V_{DD}	V	
Low level input voltage	V_{IL}			V_{SS}	—	$0.3 \times V_{DD}$	V	
High level input current	I_{IH}	$V_{DD}=5.0V$ $V_{IH}=5.0V$ $T_a=25^{\circ}C$	BEN,CONT,OLD, HIST	—	—	55	μA	
				—	—	0.5	μA	
Low level input current	I_{IL}	$V_{DD}=5.0V$ $V_{IL}=0V$ $T_a=25^{\circ}C$	AEN	-55	—	—	μA	
				-0.5	—	—	μA	
High level output voltage	V_{OH}	SO terminal, no load		4.45	—	—	V	
Low level output voltage	V_{OL}	SO terminal, no load		—	—	0.05	V	
High level output current	I_{OH}	$V_{OH}=V_{DD}-0.4$ V		—	—	-0.5	mA	
Low level output current	I_{OL}	$V_{OL}=0.4$ V		0.5	—	—	mA	
High level driver output voltage	V_{DOH}	Heat generator resistance: 100 Ω min.		—	5	7	V	
Low level driver output voltage	V_{DOL}	$I_{DOL}=60$ mA, $T_a=25^{\circ}C$		—	0.7	0.9	V	
Driver leakage current	I_{LEAK}	$V_{DOH}=7$ V Per 1-bit of driver output		—	—	1.0	μA	
		$V_{DOH}=7$ V Per 64-bit of driver output		—	—	10	μA	
Current consumption	I_{DD}	$T_a=$ $25^{\circ}C$	$f_{CLK}=2$ MHz, SI : fixed	0.2	0.6	mA		
			$f_{CLK}=5$ MHz, SI : fixed	0.4	1.2	mA		
			$f_{CLK}=5$ MHz, SI=1/2 f_{CLK}	1.6	5.0	mA		
Static current	I_S	*2		—	—	10	μA	

*1 CLK : $f_{CLK}=f_{max}$ duty 50%
 $T_{SUD}=THD=100$ nsec
SI, OLD, HIST : 1/2 f_{max}
LATCH : $T_{WLA}=100$ nsec
Others : DC level

*2 SI, CLK, LATCH = GND
Other input terminals = OPEN

■ AC Electrical Characteristics

Table 5
(Unless otherwise specified: $V_{DD}=5.0\text{ V}\pm10\%$, $T_a=-10\text{ }^\circ\text{C}$ to $80\text{ }^\circ\text{C}$)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
CLK pulse width	t_{WCLK}		70	—	—	ns
Data setup time	t_{SUD}	$V_{IH}=V_{DD}$, $V_{IL}=V_{SS0}$	40	—	—	ns
Data hold time	t_{HD}	$V_{IH}=V_{DD}$, $V_{IL}=V_{SS0}$	40	—	—	ns
Latch pulse width	t_{WLA}		100	—	—	ns
Latch setup time	t_{SULA}		100	—	—	ns
CLK-SO propagation delay time	t_{dSO}	$C_L=3\text{ pF}$	—	—	120	ns
EN-DOn propagation delay time	t_{dDO}	$R_L=1.0\text{ k}\Omega$, $V_{DOL}=5\text{ V}$	—	—	13.0	μs
DOn rise time	t_{rDO}	$R_L=1.0\text{ k}\Omega$, $V_{DOL}=5\text{ V}$	—	1.0	4.5	μs
DOn fall time	t_{fDO}	$R_L=1.0\text{ k}\Omega$, $V_{DOL}=5\text{ V}$	—	1.0	4.0	μs
Clock frequency	f_{CLK}	When cascade connection	—	—	5.0	MHz




Figure 2

