

## 7476, LS76 Flip-Flops

### Dual J-K Flip-Flop Product Specification

#### Logic Products

#### DESCRIPTION

The '76 is a dual J-K flip-flop with individual J, K, Clock, Set and Reset inputs. The 7476 is positive pulse-triggered. JK information is loaded into the master while the Clock is HIGH and transferred to the slave on the HIGH-to-LOW Clock transition. The J and K inputs must be stable while the Clock is HIGH for conventional operation.

The 74LS76 is a negative edge-triggered flip-flop. The J and K inputs must be stable only one set-up time prior to the HIGH-to-LOW Clock transition.

The Set ( $\bar{S}_D$ ) and Reset ( $\bar{R}_D$ ) are asynchronous active LOW inputs. When LOW, they override the Clock and Data inputs, forcing the outputs to the steady state levels as shown in the Function Table.

TYPE	TYPICAL $f_{MAX}$	TYPICAL SUPPLY CURRENT (TOTAL)
7476	20MHz	10mA
74LS76	45MHz	4mA

#### ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$ ; $T_A = 0^\circ C$ to $+70^\circ C$
Plastic DIP	N7476N, N74LS76N

#### NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74LS
$\bar{C}P$	Clock input	2ul	2LSul
$\bar{R}_D, \bar{S}_D$	Reset and Set inputs	2ul	2LSul
J, K	Data inputs	1ul	1LSul
Q, $\bar{Q}$	Outputs	10ul	10LSul


#### NOTE:

Where a 74 unit load (ul) is understood to be  $40\mu A$   $I_{IH}$  and  $-1.6mA$   $I_{IL}$ , and a 74LS unit load (LSul) is  $20\mu A$   $I_{IH}$  and  $-0.4mA$   $I_{IL}$ .


#### PIN CONFIGURATION



#### LOGIC SYMBOL




#### LOGIC SYMBOL (IEE/IEC)



# Flip-Flops

# 7476, LS76

## LOGIC DIAGRAM



## FUNCTION TABLE

OPERATING MODE	INPUTS					OUTPUTS	
	$\bar{S}_D$	$\bar{R}_D$	$\overline{CP}^{(2)}$	J	K	Q	$\bar{Q}$
Asynchronous set	L	H	X	X	X	H	L
Asynchronous reset (Clear)	H	L	X	X	X	L	H
Undetermined <sup>(1)</sup>	L	L	X	X	X	H	H
Toggle	H	H	$\downarrow$	h	h	$\bar{q}$	q
Load "0" (Reset)	H	H	$\downarrow$	l	h	L	H
Load "1" (Set)	H	H	$\downarrow$	h	l	H	L
Hold "no change"	H	H	$\downarrow$	l	l	q	$\bar{q}$

H = HIGH voltage level steady state.  
 h = HIGH voltage level one set-up time prior to the HIGH-to-LOW Clock transition.<sup>(3)</sup>  
 L = LOW voltage level steady state.  
 l = LOW voltage level one set-up time prior to the HIGH-to-LOW Clock transition.<sup>(3)</sup>  
 q = Lower case letters indicate the state of the referenced output prior to the HIGH-to-LOW Clock transition.  
 X = Don't care.  
 $\downarrow$  = Positive Clock pulse.

**NOTES:**

- Both outputs will be HIGH while both  $\bar{S}_D$  and  $\bar{R}_D$  are LOW, but the output states are unpredictable if  $\bar{S}_D$  and  $\bar{R}_D$  go HIGH simultaneously.
- The 74LS76 is edge triggered. Data must be stable one set-up time prior to the negative edge of the Clock for predictable operation.
- The J and K inputs of the 7476 must be stable while the Clock is HIGH for conventional operation.

5

## Flip-Flops

## 7476, LS76

**ABSOLUTE MAXIMUM RATINGS** (Over operating free-air temperature range unless otherwise noted.)

PARAMETER		74	74LS	UNIT
V <sub>CC</sub>	Supply voltage	7.0	7.0	V
V <sub>IN</sub>	Input voltage	-0.5 to +5.5	-0.5 to +7.0	V
I <sub>IN</sub>	Input current	-30 to +5	-30 to +1	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	-0.5 to +V <sub>CC</sub>	-0.5 to +V <sub>CC</sub>	V
T <sub>A</sub>	Operating free-air temperature range	0 to 70		°C

**RECOMMENDED OPERATING CONDITIONS**

PARAMETER	74			74LS			UNIT	
	Min	Nom	Max	Min	Nom	Max		
V <sub>CC</sub>	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	V
V <sub>IH</sub>	HIGH-level input voltage	2.0			2.0			V
V <sub>IL</sub>	LOW-level input voltage			+0.8			+0.8	V
I <sub>IK</sub>	Input clamp current			-12			-18	mA
I <sub>OH</sub>	HIGH-level output current			-400			-400	μA
I <sub>OL</sub>	LOW-level output current			16			8	mA
T <sub>A</sub>	Operating free-air temperature	0		70	0		70	°C

# Flip-Flops

# 7476, LS76

## DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER	TEST CONDITIONS <sup>1</sup>	7476			74LS76			UNIT	
		Min	Typ <sup>2</sup>	Max	Min	Typ <sup>2</sup>	Max		
V <sub>OH</sub>	HIGH-level output voltage V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN, V <sub>IL</sub> = MAX, I <sub>OH</sub> = MAX	2.4	3.4		2.7	3.4		V	
V <sub>OL</sub>	LOW-level output voltage V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX, V <sub>IH</sub> = MIN, I <sub>OL</sub> = MAX		0.2	0.4		0.35	0.5	V	
						0.25	0.4	V	
V <sub>IK</sub>	Input clamp voltage V <sub>CC</sub> = MIN, I <sub>I</sub> = I <sub>IK</sub>			-1.5			-1.5	V	
I <sub>I</sub>	Input current at maximum input voltage V <sub>CC</sub> = MAX	V <sub>I</sub> = 5.5V			1.0			mA	
		V <sub>I</sub> = 7.0V	J, K Inputs				0.1	mA	
			$\bar{S}_D, \bar{R}_D$ Inputs				0.3	mA	
I <sub>IH</sub>	HIGH-level input current V <sub>CC</sub> = MAX	V <sub>I</sub> = 2.4V	J, K Inputs		40			μA	
			$\bar{S}_D, \bar{R}_D$ Inputs		80			μA	
			$\bar{C}\bar{P}$ Inputs		80			μA	
		V <sub>I</sub> = 2.7V	J, K Inputs					20	μA
			$\bar{S}_D, \bar{R}_D$ Inputs					60	μA
			$\bar{C}\bar{P}$ Inputs					80	μA
I <sub>IL</sub>	LOW-level input current <sup>5</sup> V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4V	J, K Inputs		-1.6			-0.4	mA	
		$\bar{S}_D, \bar{R}_D$ Inputs		-3.2			-0.8	mA	
		$\bar{C}\bar{P}$ Inputs		-3.2			-0.8	mA	
I <sub>OS</sub>	Short-circuit output current <sup>3</sup> V <sub>CC</sub> = MAX	-18		-57	-20		-100	mA	
I <sub>CC</sub>	Supply current <sup>4</sup> (total) V <sub>CC</sub> = MAX		10	40		4	8	mA	

**NOTES:**

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.
- I<sub>OS</sub> is tested with V<sub>OUT</sub> = +0.5V and V<sub>CC</sub> = V<sub>CC</sub> MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- With the Clock input grounded and all outputs open, I<sub>CC</sub> is measured with the Q and  $\bar{Q}$  outputs HIGH in turn.
- $\bar{S}_D$  is tested with  $\bar{R}_D$  HIGH, and  $\bar{R}_D$  is tested with  $\bar{S}_D$  HIGH.

## AC ELECTRICAL CHARACTERISTICS T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5.0V

PARAMETER	TEST CONDITIONS	74		74LS		UNIT	
		C <sub>L</sub> = 15pF, R <sub>L</sub> = 400Ω		C <sub>L</sub> = 15pF, R <sub>L</sub> = 2kΩ			
		Min	Max	Min	Max		
f <sub>MAX</sub>	Maximum clock frequency	Waveform 3		15		30	MHz
t <sub>PLH</sub>	Propagation delay	Waveform 1, 'LS76			25		ns
t <sub>PHL</sub>	Clock to output	Waveform 3, '76			40		
t <sub>PLH</sub>	Propagation delay	Waveform 2			25		ns
					40		
t <sub>PHL</sub>	$\bar{S}_D$ or $\bar{R}_D$ to output				20		ns
					30		

**NOTE:**

Per industry convention, f<sub>MAX</sub> is the worst case value of the maximum device operating frequency with no constraints on t<sub>r</sub>, t<sub>f</sub>, pulse width of duty cycle.


# Flip-Flops

# 7476, LS76


## AC SET-UP REQUIREMENTS $T_A = 25^\circ\text{C}$ , $V_{CC} = 5.0\text{V}$

PARAMETER	TEST CONDITIONS	74		74LS		UNIT
		Min	Max	Min	Max	
$t_{w(H)}$ Clock pulse width (HIGH)	Waveform 1	20		20		ns
$t_{w(L)}$ Clock pulse width (LOW)	Waveform 1	47				ns
$t_{w(L)}$ Reset pulse width (LOW)	Waveform 2	25		25		ns
$t_s$ Set-up time J or K to Clock <sup>(C)</sup>	Waveform 1	0		20		ns
$t_h$ Hold time J or K to Clock	Waveform 1	0		0		ns


## AC WAVEFORMS



Waveform 1. Clock To Output Delays, Data Set-up And Hold Times, Clock Pulse Width



Waveform 2. Set And Reset To Output Delays, Set And Reset Pulse Widths





For all waveforms,  $V_M = 1.3\text{V}$  for 74S;  $V_M = 1.5\text{V}$  for all other TTL families.  
The shaded areas indicate when the input is permitted to change for predictable output performance.

Waveform 3. Propagation Delay and  $f_{MAX}$

# Flip-Flops

# 7476, LS76

## TEST CIRCUITS AND WAVEFORMS



WF064505

$V_M = 1.3V$  for 74LS;  $V_M = 1.5V$  for all other TTL families.

### Test Circuit For 74 Totem-Pole Outputs

#### DEFINITIONS

$R_L$  = Load resistor to  $V_{CC}$ ; see AC CHARACTERISTICS for value.

$C_L$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

$R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

$t_{TLH}$ ,  $t_{THL}$  Values should be less than or equal to the table entries.

### Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	Pulse Width	$t_{TLH}$	$t_{THL}$
74	3.0V	1MHz	500ns	7ns	7ns
74LS	3.0V	1MHz	500ns	15ns	6ns
74S	3.0V	1MHz	500ns	2.5ns	2.5ns