

WIDE DRAM

512K x 8 DRAM

FAST-PAGE-MODE

FEATURES

- Industry-standard x8 pinouts, timing, functions and packages
- Address entry: ten row-addresses, nine column-addresses
- High-performance CMOS silicon-gate process
- Single +5V ±10% power supply*
- Low power, 3mW standby; 350mW active, typical
- All device pins are TTL-compatible
- 1,024-cycle refresh in 16ms
- Refresh modes: RAS-ONLY, CAS-BEFORE-RAS (CBR) and HIDDEN
- Optional FAST-PAGE-MODE access cycle
- NONPERSISTENT MASKED WRITE access cycle (MT4C8513 only)

OPTIONS

- Timing
 - 60ns access
 - 70ns access
 - 80ns access
- MASKED WRITE
 - Not available
 - Available
- Packages
 - Plastic SOJ (400 mil)
 - Plastic TSOP (400 mil)
 - Plastic ZIP (375 mil)

MARKING

-6*
-7
-8

8512
8513

DJ
TG
Z

• Part Number Example: MT4C8512TG-7

*60ns specifications are limited to a Vcc range of ±5%.


GENERAL DESCRIPTION

The MT4C8512/3 are randomly accessed solid-state memories containing 4,194,304 bits organized in a x8 configuration. Each byte is uniquely addressed through the 19 address bits during READ or WRITE cycles. The address is entered first by RAS latching 10 bits (A0-A9) and then CAS latching 9 bits (A0-A8).


The MT4C8513 has NONPERSISTENT MASKED WRITE allowing it to perform WRITE-PER-BIT accesses.

PIN ASSIGNMENT (Top View)


28-Pin SOJ (SDB-1)




28-Pin ZIP (SDA-1)



28-Pin TSOP (SDE-1)



FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTIONS

SOJ/TSOP PIN NUMBERS	ZIP PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
8	15	\overline{RAS}	Input	Row-Address Strobe: \overline{RAS} is used to clock-in the 10 row-address bits and strobe the \overline{WE} and DQs in the MASKED WRITE mode (MT4C8513 only).
23	2	\overline{CAS}	Input	Column-Address Strobe: \overline{CAS} is used to clock-in the 9 column-address bits, enable the DRAM output buffers and strobe the data inputs on WRITE cycles.
7	14	\overline{WE}	Input	Write Enable: \overline{WE} is used to select a READ (\overline{WE} = HIGH) or WRITE (\overline{WE} = LOW) cycle. \overline{WE} also serves as a mask enable (\overline{WE} = LOW) at the falling edge of \overline{RAS} in a MASKED WRITE cycle (MT4C8513).
22	1	\overline{OE}	Input	Output Enable: \overline{OE} enables the output buffers when taken LOW during a READ access cycle. \overline{RAS} and \overline{CAS} must be LOW and \overline{WE} must be HIGH before \overline{OE} will control the output buffers. Otherwise, the output buffers are in a High-Z state.
10-13, 16-20, 9	17, 18, 19, 20, 23, 24, 25, 26, 27, 16	A0-A9	Input	Address Inputs: These inputs are multiplexed and clocked by \overline{RAS} and \overline{CAS} to select one byte out of the 512K available words.
2-5, 24-27	9, 10, 11, 12, 3, 4, 5, 6	DQ1-DQ8	Input	Data I/O: Includes inputs, outputs or High-Z and/or output masked data input (for MASKED WRITE cycle only).
6, 21	13, 28	NC	-	No Connect: These pins should be either left unconnected or tied to ground.
1, 14	8, 21	Vcc	Supply	Power Supply: +5V \pm 10%*
15, 28	7, 22	Vss	Supply	Ground

*60ns specifications are limited to a Vcc range of \pm 5%.

FUNCTIONAL DESCRIPTION

Each bit is uniquely addressed through the 19 address bits during READ or WRITE cycles. First, \overline{RAS} is used to latch 10 bits (A0-A9) then, \overline{CAS} latches 9 bits (A0-A8).

The \overline{CAS} control also determines whether the cycle will be a refresh cycle (\overline{RAS} -ONLY) or an active cycle (READ, WRITE or READ-WRITE) once \overline{RAS} goes LOW.

READ or WRITE cycles are selected by \overline{WE} . A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. Taking \overline{WE} LOW will initiate a WRITE cycle, selecting DQ1 through DQ8. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin(s) remain open (High-Z) until the next \overline{CAS} cycle. If \overline{WE} goes LOW after \overline{CAS} goes LOW and data reaches the output pins, data-out (Q) is activated and retains the selected cell data as long as \overline{CAS} and \overline{OE} remain LOW (regardless of \overline{WE} or \overline{RAS}). This late \overline{WE} pulse results in a READ-WRITE cycle.

The eight data inputs and eight data outputs are routed through eight pins using common I/O and pin direction is controlled by \overline{OE} and \overline{WE} .

FAST-PAGE-MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A9) page boundary. The FAST-PAGE-MODE cycle is always initiated with a row-address strobed-in by \overline{RAS} followed by a column-address strobed-in by \overline{CAS} . \overline{CAS} may be toggled-in by holding \overline{RAS} LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST-PAGE-MODE operation.

Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is also preconditioned for the next cycle during the \overline{RAS} HIGH time. Memory cell data is retained in its correct

state by maintaining power and executing any \overline{RAS} cycle (READ, WRITE) or \overline{RAS} REFRESH cycle (\overline{RAS} -ONLY, CBR, or HIDDEN) so that all 1,024 combinations of \overline{RAS} addresses (A0-A9) are executed at least every 16ms, regardless of sequence. The CBR REFRESH cycle will also invoke the refresh counter and controller for row-address control.

MASKED WRITE ACCESS CYCLE (MT4C8513 ONLY)

Every WRITE access cycle can be a MASKED WRITE, depending on the state of \overline{WE} at \overline{RAS} time. A MASKED WRITE is selected when \overline{WE} is LOW at \overline{RAS} time and mask data is supplied on the DQ pins.

The mask data present on the DQ1-DQ8 inputs at \overline{RAS} time will be written to an internal mask data register and will then act as an individual write enable for each of the corresponding DQ inputs. If a LOW (logic "0") is written to a mask data register bit, the input port for that bit is disabled during the subsequent WRITE operation and no new data will be written to that DRAM cell location. A HIGH (logic "1") on a mask data register bit enables the input port and allows normal WRITE operations to proceed. At \overline{CAS} time, the bits present on the DQ1-DQ8 inputs will be either written to the DRAM (if the mask data bit was HIGH) or ignored (if the mask data bit was LOW).

In NONPERSISTENT MASKED WRITES, new mask data must be supplied each time a MASKED WRITE cycle is initiated.

Figure 1 illustrates the MT4C8513 MASKED WRITE operation (Note: \overline{RAS} or \overline{CAS} time refers to the time at which \overline{RAS} or \overline{CAS} transition from HIGH to LOW).




Figure 1
MT4C8513 MASKED WRITE EXAMPLE

TRUTH TABLE

FUNCTION		RAS	CAS	WE	OE	ADDRESSES		DQs	NOTES
						'R	'C		
Standby		H	H→X	X	X	X	X	High-Z	
READ		L	L	H	L	ROW	COL	Data-Out	
EARLY-WRITE		L	L	L	X	ROW	COL	Data-In	1
READ-WRITE		L	L	H→L	L→H	ROW	COL	Data-Out, Data-In	1
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	L	ROW	COL	Data-Out	
	2nd Cycle	L	H→L	H	L	n/a	COL	Data-Out	
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L	L	X	ROW	COL	Data-In	1
	2nd Cycle	L	H→L	L	X	n/a	COL	Data-In	1
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	1
	2nd Cycle	L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	1
HIDDEN REFRESH	READ	L→H→L	L	H	L	ROW	COL	Data-Out	
	WRITE	L→H→L	L	L	X	ROW	COL	Data-In	1, 2
RAS-ONLY REFRESH		L	H	X	X	ROW	n/a	High-Z	
CBR REFRESH		H→L	L	X	X	X	X	High-Z	

NOTE: 1. Data-in will be dependent on the mask provided (MT4C8513 only). Refer to Figure 1.
2. EARLY WRITE only.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss-1V to +7V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic)-55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (0°C ≤ T_A ≤ 70°C; Vcc = 5V ±10%**)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ V _{CC} (All other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS Output High Voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6**	-7	-8		
STANDBY CURRENT: TTL (R _{AS} = C _{AS} = V _{IH})	I _{CC1}	2	2	2	mA	
STANDBY CURRENT: CMOS (R _{AS} = C _{AS} = V _{CC} - 0.2V)	I _{CC2}	1	1	1	mA	25
OPERATING CURRENT: Random READ/WRITE Average power supply current (R _{AS} , C _{AS} , Address Cycling: t _{RC} = t _{RC} [MIN])	I _{CC3}	120	110	100	mA	3, 4, 30
OPERATING CURRENT: FAST-PAGE-MODE Average power supply current (R _{AS} = V _{IL} , C _{AS} , Address Cycling: t _{PC} = t _{PC} [MIN]; t _{CP} , t _{ASC} = 10ns)	I _{CC4}	100	90	80	mA	3, 4, 30
REFRESH CURRENT: R_{AS}-ONLY Average power supply current (R _{AS} Cycling, C _{AS} = V _{IH} ; t _{RC} = t _{RC} [MIN])	I _{CC5}	120	110	100	mA	3, 30
REFRESH CURRENT: CBR Average power supply current (R _{AS} , C _{AS} , Address Cycling: t _{RC} = t _{RC} [MIN])	I _{CC6}	110	100	90	mA	3

**60ns specifications are limited to a Vcc range of ±5%.

CAPACITANCE

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A9	C _{i1}	5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, WE, $\overline{\text{OE}}$	C _{i2}	7	pF	2
Input/Output Capacitance: DQ (SOJ and TSOP)	C _{iO}	7	pF	2
Input/Output Capacitance: DQ (ZIP)	C _o	9	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T_A ≤ +70°C; V_{CC} = 5V ±10%*)

AC CHARACTERISTICS PARAMETER	SYM	-6*		-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	110		130		150		ns	
READ-WRITE cycle time	^t RWC	150		175		195		ns	
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	35		40		45		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	85		95		100		ns	
Access time from $\overline{\text{RAS}}$	^t RAC		60		70		80	ns	14
Access time from $\overline{\text{CAS}}$	^t CAC		15		20		20	ns	15
Output Enable time	^t OE		15		20		20	ns	
Access time from column-address	^t AA		30		35		40	ns	
Access time from $\overline{\text{CAS}}$ precharge	^t CPA		35		40		45	ns	
$\overline{\text{RAS}}$ pulse width	^t RAS	60	100,000	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ pulse width (FAST-PAGE-MODE)	^t RASP	60	100,000	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH	15		20		20		ns	
$\overline{\text{RAS}}$ precharge time	^t RP	40		50		60		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	15	100,000	20	100,000	20	100,000	ns	
$\overline{\text{CAS}}$ hold time	^t CSH	60		70		80		ns	
$\overline{\text{CAS}}$ precharge time	^t CPN	10		10		10		ns	
$\overline{\text{CAS}}$ precharge time (FAST-PAGE-MODE)	^t CP	10		10		10		ns	16
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	20	45	20	50	20	60	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	10		10		10		ns	
Row-address setup time	^t ASR	0		0		0		ns	
Row-address hold time	^t RAH	10		10		10		ns	
$\overline{\text{RAS}}$ to column-address delay time	^t RAD	15	30	15	35	15	40	ns	18
Column-address setup time	^t ASC	0		0		0		ns	
Column-address hold time	^t CAH	10		15		15		ns	
Column-address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	50		55		60		ns	
Column-address to $\overline{\text{RAS}}$ lead time	^t RAL	30		35		40		ns	
Read command setup time	^t RCS	0		0		0		ns	26
Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH	0		0		0		ns	19, 26
Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	^t CLZ	3		3		3		ns	31

*60ns specifications are limited to a V_{CC} range of ±5%.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5\text{V} \pm 10\%$ *)


AC CHARACTERISTICS		-6*		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Output buffer turn-off delay	t_{OFF}	3	15	3	15	3	15	ns	20, 29, 31
Output disable time	t_{OD}	3	15	3	15	3	15	ns	29, 31
Write command setup time	t_{WCS}	0		0		0		ns	21, 26
Write command hold time	t_{WCH}	10		10		10		ns	26
Write command hold time (referenced to $\overline{\text{RAS}}$)	t_{WCR}	45		55		60		ns	26
Write command pulse width	t_{WP}	10		10		10		ns	26
Write command to $\overline{\text{RAS}}$ lead time	t_{RWL}	15		20		20		ns	26
Write command to $\overline{\text{CAS}}$ lead time	t_{CWL}	15		20		20		ns	26
Data-in setup time	t_{DS}	0		0		0		ns	22
Data-in hold time	t_{DH}	10		15		15		ns	22
Data-in hold time (referenced to $\overline{\text{RAS}}$)	t_{DHR}	45		55		60		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	t_{RWD}	85		95		105		ns	21
Column-address to $\overline{\text{WE}}$ delay time	t_{AWD}	55		60		65		ns	21
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	t_{CWD}	40		45		45		ns	21
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	9, 10
Refresh period (1,024 cycles)	t_{REF}		16		16		16	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t_{RPC}	10		10		10		ns	
$\overline{\text{CAS}}$ setup time (CBR REFRESH)	t_{CSR}	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time (CBR REFRESH)	t_{CHR}	10		10		10		ns	5
MASKED WRITE command to $\overline{\text{RAS}}$ setup time	t_{WRS}	0		0		0		ns	26
$\overline{\text{WE}}$ hold time to $\overline{\text{RAS}}$ (MASKED WRITE)	t_{WRH}	10		15		15		ns	26
MASKED Data to $\overline{\text{RAS}}$ setup time	t_{MS}	0		0		0		ns	26, 27
MASKED Data to $\overline{\text{RAS}}$ hold time	t_{MH}	15		15		15		ns	26, 27
$\overline{\text{OE}}$ hold time from $\overline{\text{WE}}$ during READ-MODIFY-WRITE cycle	t_{OEH}	15		20		20		ns	28
$\overline{\text{OE}}$ setup prior to $\overline{\text{RAS}}$ during HIDDEN REFRESH cycle	t_{ORD}	0		0		0		ns	

 *60ns specifications are limited to a V_{CC} range of $\pm 5\%$.


NOTES

1. All voltages referenced to Vss.
2. This parameter is sampled. Vcc = 5V ±10%; f = 1 MHz.
3. Icc is dependent on cycle rates.
4. Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
7. An initial pause of 100μs is required after power-up followed by eight RAS refresh cycles (RAS-ONLY or CBR) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the tREF refresh requirement is exceeded.
8. AC characteristics assume tT = 5ns.
9. VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL (or between VIL and VIH).
10. In addition to meeting the transition rate specification, all input signals must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
11. If CAS = VIH, data output is high impedance.
12. If CAS = VIL, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100pF, VOH = 2.0V and VOL = 0.8V.
14. Assumes that tRCD < tRCD (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
15. Assumes that tRCD ≥ tRCD (MAX).
16. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, CAS must be pulsed HIGH for tCPN.
17. Operation within the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, access time is controlled exclusively by tCAC.
18. Operation within the tRAD limit ensures that tRCD (MAX) can be met. tRAD (MAX) is specified as a reference point only; if tRAD is greater than the specified tRAD (MAX) limit, access time is controlled exclusively by tAA.
19. Either tRCH or tRRH must be satisfied for a READ cycle.
20. tOFF (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to VOH or VOL.
21. tWCS, tRWD, tAWD and tCWD are restrictive operating parameters in LATE-WRITE and READ-MODIFY-WRITE cycles only. If tWCS ≥ tWCS (MIN), the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If tRWD ≥ tRWD (MIN), tAWD ≥ tAWD (MIN) and tCWD ≥ tCWD (MIN), the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW results in a LATE-WRITE (OE-controlled) cycle.
22. These parameters are referenced to CAS leading edge in EARLY-WRITE cycles and WE leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
23. During a READ cycle, if OE is LOW then taken HIGH before CAS goes HIGH, Q goes open. If OE is tied permanently LOW, LATE-WRITE or READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case WE = LOW and OE = HIGH.
25. All other inputs at Vcc -0.2V.
26. Write command is defined as WE going LOW.
27. MT4C8513 only.
28. LATE-WRITE and READ-MODIFY-WRITE cycles must have both tOD and tOEH met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously written data if CAS remains LOW and OE is taken back LOW after tOEH is met. If CAS goes HIGH prior to OE going back LOW, the DQs will remain open.
29. The DQs open during READ cycles once tOD or tOFF occur. If CAS goes HIGH before OE, the DQs will open regardless of the state of OE. If CAS stays LOW while OE is brought HIGH, the DQs will open. If OE is brought back LOW (CAS still LOW), the DQs will provide the previously read data.
30. Column-address changed once while RAS = VIL and CAS = VIH.
31. The 3ns minimum is a parameter guaranteed by design.

READ CYCLE




EARLY-WRITE CYCLE




NOTE: 1. Applies to MT4C8513 only; \overline{WE} and DQ inputs on MT4C8512 are "don't care" at \overline{RAS} time. \overline{WE} selects between normal WRITE and MASKED WRITE at \overline{RAS} time. The DQ inputs are "don't care" for a normal WRITE (\overline{WE} HIGH at \overline{RAS} time). The DQ inputs provide the mask data at \overline{RAS} time for a MASKED WRITE, \overline{WE} LOW at \overline{RAS} time.

READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE




NOTE: 1. Applies to MT4C8513 only; \overline{WE} and DQ inputs on MT4C8512 are "don't care" at \overline{RAS} time. \overline{WE} selects between normal WRITE and MASKED WRITE at \overline{RAS} time. The DQ inputs are "don't care" for a normal WRITE (\overline{WE} HIGH at \overline{RAS} time). The DQ inputs provide the mask data at \overline{RAS} time for a MASKED WRITE, \overline{WE} LOW at \overline{RAS} time.

FAST-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)



NOTE: 1. Do not drive data prior to High-Z; that is completion of t_{OFF} . t_{CPP} is equal to $t_{OFF} + t_{DS(MIN)} + \text{guardband}$ between data-out and driving new data-in.

RAS-ONLY REFRESH CYCLE
(\overline{OE} and \overline{WE} = DON'T CARE)



DON'T CARE
 UNDEFINED

