

## MSM6951B

### ANALOG FRONT END LSI FOR MULTI-STANDARD MODEM

#### GENERAL DESCRIPTION

The MSM6951B is an analog front-end LSI which is fabricated by Oki's low power consumption CMOS silicon gate technology for modem chip set based on Bell 212A, CCITT V.21, V.22, V.23 and V.22 bis standard. The MSM6951B consists of two BPFs, for low band and high band, an A/D converter with 8-bit parallel output, a D/A converter with 8-bit parallel input, an AGC circuit controlled by external digital signals, a guard tone generator (550 Hz/1800 Hz selectable) and some analog signal control switches for various applications.

The MSM6951B communicates with a modulator and a demodulator via each 8 bits parallel digital line.


This chip does not contain a carrier detect function but that function can perform with a digital signal processor dedicated as a demodulator by using digital signals from the A/D converter.

#### FEATURES


- Conforms to Bell 212A, CCITT V.21, V.22, V.23 and V.22 bis
- 8-bit parallel output A/D converter and 8-bit parallel input D/A converter provided on chip.
- On-chip voltage reference.
- On-chip AGC circuit controlled by 8-bit external digital signal, over the received signal level range of 48 dB in 0.19 dB steps.
- Dynamic range: 70 dB
- Guard tone mixing function: 550 Hz or 1800 Hz.
- On-chip multi-purpose LPF for tone transmitting and call progress detection.
- Provides AC loop test function, a transmitting analog signal can be looped back as a receive analog signal within the chip.
- Supply voltage:  $\pm 5V$ .
- Low power dissipation: 115 mW.
- 3.6864 MHz external clock for operation.
- 42 pin plastic DIP (DIR42-P-600)  
56 pin-V plastic QFP (QFP56-P-910-VK)  
44 pin plastic QFJ(PLCC) (QFJ44-P-S650)

**PIN CONFIGURATION (Top view)**


**42 Lead Plastic DIP (MSM6951BRS)**




**44 Lead PLCC (MSM6951BJS)**



**56 Lead Plastic Quad Flat Package (MSM6951BGS-VK)**



BLOCK DIAGRAM



Note: Pin number is for the MSM6951BRS.

## Pin Assignment

Pin Name	Pin No.			In/Out	Function
	RS	GS	JS		
TD1	1	51	2	Input	Transmit signal digital data input to DA (LSB)
TD2	2	52	3	Input	Transmit signal digital data input to DA
TD3	3	53	4	Input	Transmit signal digital data input to DA
TD4	4	54	5	Input	Transmit signal digital data input to DA
TD5	5	55	6	Input	Transmit signal digital data input to DA
TD6	6	3	7	Input	Transmit signal digital data input to DA
TD7	7	4	8	Input	Transmit signal digital data input to DA
TD8	8	5	9	Input	Transmit signal digital data input to DA (MSB)
WRITE	9	6	10	Input	TD writing control signal for DA
MCK	10	7	11	Input	Master clock input 3.6864 MHz
START	11	8	12	Input	Control signal for starting of AD conversion
READ	12	9	13	Input	RD reading control signal for AD
RD1	13	10	14	In/Out	Receive signal digital data output from AD (LSB)
RD2	14	11	15	In/Out	Receive signal digital data output from AD
RD3	15	12	16	In/Out	Receive signal digital data output from AD
RD4	16	13	17	In/Out	Receive signal digital data output from AD
RD5	17	16	18	In/Out	Receive signal digital data output from AD
RD6	18	17	19	In/Out	Receive signal digital data output from AD
RD7	19	18	20	In/Out	Receive signal digital data output from AD
RD8	20	19	21	In/Out	Receive signal digital data output from AD (MSB)
VDD2	21	20	22		Positive power supply (+5 V)
DG	22	22, 23	23, 24		Digital ground (0 V)
AG	23	24	25		Analog ground (0 V)
AGCC	24	25	26		External capacitor terminal for AGC
VR	26	29	28	Output	External capacitor terminal for reference voltage
AIN	27	30	29	Input	Receive analog signal input
DT	28	31	30	Input	Dial tone detecting loop
PT	29	32	31	Input	DTMF signal transmitting loop
AOUT	30	33	32	Output	Transmit analog signal output
LT	31	35	33	Input	AC loop test
DAO	32	36	34	Output	DA Output
GT	33	37	35	Input	Guard tone select (1800/550 Hz)
XIN	34	38	36	Input	External transmit analog signal input
SP	35	39	37	Input	V.23 transmitting loop
MODE	36	40	38	Input	Originate/Answer mode select
RF $\bar{O}$	37	41	39	Output	Receive filter output
AGCI	38	44	40	Input	AGC circuit input
GR2	39	45	41	Output	External resistor terminal for Guard tone level
GR1	40	47	42	Input	External resistor terminal for Guard tone level
VSS	41	48	43		Negative power supply (-5 V)
VDD1	42	21,49	44		Positive power supply (+5 V)

## ELECTRICAL CHARACTERISTICS

## 1. Absolute Maximum Ratings

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	VDD	Ta = 25°C with respect to AG or DG	-0.3 ~ +7	V
	VSS		+0.3 ~ -7	
Analog input voltage	VIA		VSS - 0.3 ~ VDD + 0.3	
Digital input voltage	VID		-0.3 ~ VDD + 0.3	
Operating temperature	T <sub>OP</sub>	—	-40 ~ + 85	°C
Storage temperature	T <sub>STG</sub>	—	-55 ~ +150	

## 2. Recommended Operating Conditions

Parameter	Symbol	Condition	Min	Typ	Max	Unit	
Power Supply Voltage	V <sub>DD</sub>	With Respect to AG or DG	4.75	5.00	5.25	V	
	V <sub>SS</sub>		-5.25	-5.00	-4.75		
	AG, DG	—	—	0	—		
Operating temperature	T <sub>OP</sub>	—	0	—	70	°C	
R <sub>0</sub>	—	—	—	51	—	kΩ	
R <sub>1</sub>	—	Transformer Impedance (Hybrid) [600 Ω] : 600 Ω	—	600	—	Ω	
R <sub>2</sub>	—		—	600	—		
R <sub>3</sub>	—		—	300	—		
R <sub>4</sub>	—	—	—	51	—	kΩ	
R <sub>5</sub>	—		—	51	—		
R <sub>6</sub>	—		—	51	—		
R <sub>7</sub>	—		—	51	—		
R <sub>8</sub>	—		—	51	—		
R <sub>9</sub>	—		—	51	—		
R <sub>10</sub>	—		—	—	100		—
C <sub>0</sub>	—	—	—	0.1	—	μF	
C <sub>1</sub>	—		—	2.2	—		
C <sub>2</sub>	—		—	1	—		
C <sub>3</sub>	—		—	0.1	—		
C <sub>4</sub>	—		—	—	1		—
C <sub>5</sub> , C <sub>7</sub>	—		—	—	10		—
C <sub>6</sub> , C <sub>8</sub>	—	—	—	1	—		
R <sub>11</sub> ~ R <sub>18</sub>	—	—	—	20	—	kΩ	
Master Clock Frequency	F <sub>MCK</sub>	—	3.6860	3.6864	3.6867	MHz	
MCK Duty Cycle	D <sub>MCK</sub>	50% to 50%	30	50	70	%	
Digital Input Rise Time	T <sub>R</sub>	T <sub>D1</sub> ~ T <sub>D8</sub> , WRITE, START, READ, R <sub>D1</sub> ~ R <sub>D8</sub> , See Figure 1	0	—	50	nS	
Digital Input Fall Time	T <sub>F</sub>		0	—	50	nS	

◆ MODEM • MSM6951B ◆

Parameter	Symbol	Condition	Min	Typ	Max	Unit
WRITE Period	T <sub>PW</sub>	See Figure 2, 3	104	—	143	μs
WRITE Width	T <sub>TWW</sub>		0.55	—	T <sub>PW</sub> -0.6	μs
START Period	T <sub>PS</sub>		98.2	—	143	μs
START Width	T <sub>WS</sub>		1.1	—	79	μs
READ Width	T <sub>WR</sub>		3.2	—	*	μs
START → READ Timing	T <sub>SR</sub>		80	—	*	μs
READ → START Timing	T <sub>RS</sub>		15	—	*	μs
Allowable XIN Input DC Offset Voltage	V <sub>OSXIN</sub>	—	-100	—	+100	mV
Allowable AIN Input DC Offset Voltage	V <sub>OSAIN</sub>	—	-100	—	+100	mV

\* T<sub>WR</sub> MAX = T<sub>PS</sub> - T<sub>SR</sub> - T<sub>RS</sub>  
 T<sub>SR</sub> MAX = T<sub>PS</sub> - T<sub>WR</sub> - T<sub>RS</sub>  
 T<sub>RS</sub> MAX = T<sub>PS</sub> - T<sub>WR</sub> - T<sub>SR</sub>

### 3. Power Dissipation

(V<sub>DD</sub> = +5 V ±5%, V<sub>SS</sub> = -5 V ±5%, T<sub>a</sub> = 0 ~ 70°C)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Positive Power Supply Current	I <sub>DD</sub>	—	—	12	20	mA
Negative Power Supply Current	I <sub>SS</sub>	—	—	11	20	mA

Note: I<sub>DD</sub> = I<sub>DD1</sub> (V<sub>DD1</sub> pin) + I<sub>DD2</sub> (V<sub>DD2</sub> pin)

**4. Digital Interface** $(V_{DD} = +5\text{ V} \pm 5\%, V_{SS} = -5\text{ V} \pm 5\%, T_a = 0 \sim 70^\circ\text{C})$ 

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Input Low Voltage	$V_{IL}$	—	—	—	0.6	V
Input High Voltage	$V_{IH}$	—	2.2	—	—	V
Output Low Voltage	$V_{OL}$	$I_{OL} = 0.36\text{ mA}$	—	—	0.4	V
Output High Voltage	$V_{OH}$	$I_{OH} = 20\ \mu\text{A}$	2.4	—	—	V
Input Low Current	$I_{IL}$	$DG \leq V_{IN} \leq V_{IL}$	-10	—	10	$\mu\text{A}$
Input High Current	$I_{IH}$	$V_{IH} \leq V_{IN} \leq V_{DD}$	-10	—	10	$\mu\text{A}$
DA Data Set-up Time	$T_{SD}$	See Figure 3	0	—	—	$\mu\text{s}$
DA Data Hold Time	$T_{HD}$		1.2	—	—	$\mu\text{s}$
AGC Data Set-up Time	$T_{SA}$	See Figure 2	0	—	—	$\mu\text{s}$
AGC Data Hold Time	$T_{HA}$		2.2	—	—	$\mu\text{s}$
AD Data Output Delay Time	$T_{D1}$	Pull-up Resistor = $20\ \text{K}\Omega$ See Figure 2	0	—	3	$\mu\text{s}$
	$T_{D2}$		0.5	—	3	$\mu\text{s}$



## 5. ANALOG INTERFACE

(VDD = +5V ± 5%, -5V ± 5%, Ta = 0~70°C)

## Reference Voltage (VR)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Reference Voltage	VR		2.40	2.50	2.60	V

## Transmit Modem Signal Characteristics (XIN, AOUT)

Parameter	Symbol	Condition	Min	Typ	Max	Unit		
Input Resistance	RXIN	XIN $f_{XIN} \leq 5\text{KHz}$	500			K $\Omega$		
Input Voltage	VXIN	XIN			5	V <sub>PP</sub>		
Output Voltage	VAOUT	RAOUT $\geq 20\text{K}\Omega$ , CAOUT $\leq 100\text{PF}$	5			V <sub>PP</sub>		
Load Resistance	RAOUT		20			K $\Omega$		
Load Capacitance	CAOUT				100	PF		
DC Offset Voltage	VOST	AOUT, XIN = 0V	- 500	0	+ 500	mV		
*1 Absolute Voltage Gain	Bell 212A/ V.22/V.22bis	GT1	Originate	1200Hz, 0dBm	- 1.5	0	+ 1.5	dB
		GT2	Answer	2400Hz, 0dBm	- 1.5	0	+ 1.5	dB
	Tone Transmit	GT3	GT = 1, 1020Hz, 0dBm	- 1.5	0	+ 1.5	dB	
Gain Tracking	TGT1	GT1 - GT2	- 1.0	0	+ 1.0	dB		
*2 AOUT Signal Level	Bell 212A/ V.22/V.22bis	VT1	Originate	1200Hz		6.5/6.6		dBm
		VT2	Answer	2400Hz		5.2/6.0		dBm
	Tone Transmit	VT3	GT = 1, 1020Hz			6.6/6.7		dBm
*3 Idle Channel Noise	Bell 212A/ V.22/V.22bis	NIDLT1	Originate	0.3~ 3.4KHz		- 60	- 55	dBm
		NIDLT2	Answer			- 56	- 50	dBm
		NIDLT3	Originate	1.8~ 3KHz		- 76	- 65	dBm
		NIDLT4	Answer	0.6~ 1.8KHz		- 73	- 65	dBm
	Tone Transmit	NIDLT5	GT = 1	0.3~ 3.4KHz		- 66	- 60	dBm

\*1  $GT = 20 \log (VAOUT/VXIN)$ 

\*2 DA input level is maximum, XIN = DA0

① / ② ①;  $\overline{WRITE} = 7.2\text{KHz}$ , ②;  $\overline{WRITE} = 9.6\text{KHz}$ 

\*3 Idle Channel Noise is defined with no weighted filter.

Note) 0dBm = 0.775Vrms

Parameter	Symbol	Condition	Min	Typ	Max	Unit		
Clock Noise	NCLKT	All modes, at 57.6KHz			- 50	dBm		
Total Harmonic Distortion	Bell 212A/ V.22/V.22bis	THDT1	Originate	1200Hz, 0dBm		- 52	- 50	dB
		THDT2	Answer	2400Hz, 0dBm		- 45	- 43	dB
	Tone Transmit	THDT3	GT = 1, 1020Hz, 0dBm			- 48	- 45	dB

### Guard Tone (AOUT)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Tone Frequency	FGT1	GT = 0	530	553.8	570	Hz
	FGT2	GT = 1	1780	1800	1820	Hz
Tone Amplitude	VGT1	GT = 0, R8 = Opened	- 1.0	0	1.0	dBm
	VGT2	GT = 1, R8 = Opened	- 1.0	0	1.0	dBm
Total Harmonic Distortion (2nd and 3rd) *	THDGT1	GT = 0, VGT1 = - 4dBm		- 63	- 57	dB
	THDGT2	GT = 1, VGT2 = - 4dBm		- 51	- 45	dB

\* Harmonics above 3rd harmonic are negligible.

## V.21/V.23 Transmit Signal Characteristics (XIN, AOUT)

Parameter		Symbol	Condition		Min	Typ	Max	Unit
*1 Absolute Voltage Gain	CCITT V.21	GT4	Originate	1080Hz, 0dBm	- 1.5	0	+ 1.5	dB
		GT5	Answer	1750Hz, 0dBm	- 1.5	0	+ 1.5	dB
	CCITT V.23	GT6	Main	1700Hz, 0dBm	- 1.5	0	+ 1.5	dB
		GT7	Backward	420Hz, 0dBm	- 1.5	0	+ 1.5	dB
Gain Tracking	CCITT V.21	TGT2	GT4 – GT5		- 1	0	1	dB
	CCITT V.23	TGT3	GT6 – GT7		- 1.5	0	1.5	dB
*2 AOUT Signal Level	CCITT V.21	VT4	Originate	1080Hz		6.5/6.7		dBm
		VT5	Answer	1750Hz		6.0/6.4		dBm
	CCITT V.23	VT6	Main	1700Hz		6.1/6.4		dBm
		VT7	Backward	420Hz		6.8/6.8		dBm
*3 Idle Channel Noise	CCITT V.21	NIDLT6	Originate	0.3~ 3.4KHz		- 59	- 55	dBm
		NIDLT7	Answer			- 56	- 50	dBm
	CCITT V.23	NIDLT8	Main			- 63	- 55	dBm
		NIDLT9	Backward			- 67	- 60	dBm
Total Harmonic Distor- tion	CCITT V.21	THDT4	Originate	1080Hz, 0dBm		- 53	- 50	dB
		THDT5	Answer	1750Hz, 0dBm		- 48	- 43	dB
	CCITT V.23	THDT6	Main	1700Hz, 0dBm		- 50	- 45	dB
		THDT7	Backward	420Hz, 0dBm		- 59	- 55	dB

\*1  $GT = 20 \log (VAOUT/VXIN)$

\*2 DA input level is maximum, XIN = DA0

① / ② ①; WRITE = 7.2KHz, ②; WRITE = 9.6KHz

\*3 Idle Channel Noise is defined with no weighted filter.

Note) 0dBm = 0.775Vrms

## Receive Modem Signal Characteristics (AIN, RFO)

Parameter		Symbol	Condition		Min	Typ	Max	Unit
Input Resistance		RAIN	AIN $f_{XIN} \leq 5\text{KHz}$		500			k $\Omega$
Input Voltage Swing		VAIN	AIN				5	V <sub>PP</sub>
Output Voltage		VRFO	RRFO $\geq 20\text{K}\Omega$ , CRFO $\leq 100\text{PF}$		5			V <sub>PP</sub>
Load Resistance		RRFO	RFO		20			k $\Omega$
Load Capacitance		CRFO	RFO				100	PF
DC Offset Voltage		VOSR	RFO		- 500	0	+ 500	mV
*1 Absolute Voltage Gain	Bell 212A/ V.22/V.22bis	GR1	Answer	1200Hz, 3dBm	- 1.5	0	+ 1.5	dB
		GR2	Originate	2400Hz, 3dBm	- 1.5	0	+ 1.5	dB
	Tone Receive		GR3	GT = 0, 300Hz, 3dBm		- 1.5	0	+ 1.5
Gain Tracking		TGR1	GR1 - GR2		- 1.0	0	+ 1.0	dB
*2 Idle Channel Noise	Bell 212A/ V.22/V.22bis	NIDLR1	Answer	0.3~ 3.4KHz		- 63	- 57	dBm
		NIDLR2	Originate			- 63	- 57	dBm
	Tone Receive		NIDLR3		GT = 0			- 69
Clock Noise	except V.21	NIDLT2	14.4KHz, 57.6KHz				- 60	dBm
	V.21	NIDLT3	46.08KHz				- 56	dBm
Total Harmonic Distor- tion	Bell 212A/ V.22/V.22bis	THDR1	Answer	1200Hz, + 3dBm		- 47	- 43	dB
		THDR2	Originate	2400Hz, + 3dBm		- 41	- 37	dB
		THDR3	Originate	1200Hz, 0dBm		- 58	- 53	dB
		THDR4	Answer	2400Hz, 0dBm		- 90	- 55	dB
	Tone Receive		THDR5	GT = 0, 300Hz, + 3dBm			- 57	- 49

\*1  $GR = 20 \log (VRFO/VAIN)$ 

\*2 Idle Channel Noise is defined with no weighted filter.

## V.21/V.23 Receive Signal Characteristics (AIN, RFO)

Parameter		Symbol	Condition		Min	Typ	Max	Unit
*1 Absolute Voltage Gain	CCITT V.21	GR4	Answer	1080Hz, 3dBm	- 1.5	0	+ 1.5	dB
		GR5	Originate	1750Hz, 3dBm	- 1.5	0	+ 1.5	dB
	CCITT V.23	GR6	Main	1700Hz, 3dBm	- 1.5	0	+ 1.5	dB
		GR7	Backward	420Hz, 3dBm	- 1.5	0	+ 1.5	dB
Gain Tracking	CCITT V.21	TGR2	GR4 – GR5		- 1	0	1	dB
	CCITT V.23	TGR3	GR6 – GR7		- 1.5	0	1.5	dB
*2 Idle Channel Noise	CCITT V.21	NIDLR4	Answer	0.3~ 3.4KHz		- 62	- 57	dBm
		NIDLR5	Originate			- 62	- 57	dBm
	CCITT V.23	NIDLR6	Main			- 66	- 57	dBm
		NIDLR7	Backward			- 69	- 57	dBm
Total Harmonic Distortion	CCITT V.21	THDR6	Answer	1080Hz, + 3dBm		- 47	- 43	dB
		THDR7	Originate	1750Hz, + 3dBm		- 43	- 40	dB
		THDR8	Answer	1750Hz, 0dBm		- 100	- 50	dB
		THDR9	Originate	1080Hz, 0dBm		- 67	- 50	dB
	CCITT V.23	THDR10	Main	1700Hz, + 3dBm		- 43	- 40	dB
		THDR11	Backward	420Hz, + 3dBm		- 58	- 50	dB
		THDR12	Main	420Hz, 0dBm		- 60	- 50	dB
		THDR13	Backward	1700Hz, 0dBm		- 90	- 50	dB

\*1  $GR = 20 \log (VRFO/VAIN)$ 

\*2 Idle Channel Noise is defined with no weighted filter.

## 6. Filter Transfer Characteristics

## Low-band BPF

(V<sub>DD</sub> = +5 V ±5%, V<sub>SS</sub> = -5 V ±5%, T<sub>a</sub> = 0 ~ 70°C)

Relative Voltage Gain to GFL <sub>4</sub>	GFL <sub>1</sub>	508 Hz/406 Hz*	-	-44	-40	dB
	GFL <sub>2</sub>	555 Hz/444 Hz	-	-60	-45	dB
	GFL <sub>3</sub>	898 Hz/718 Hz	-1.5	0	+1.5	dB
	GFL <sub>4</sub>	1,008 Hz/806 Hz	Referred Gain 0			dB
	GFL <sub>5</sub>	1,148 Hz/918 Hz	-1.5	0	+1.5	dB
	GFL <sub>6</sub>	1,352 Hz/1,082 Hz	-1.5	0	+1.5	dB
	GFL <sub>7</sub>	1,508 Hz/1,206 Hz	-2	0	+1	dB
	GFL <sub>8</sub>	1,805 Hz/1,444 Hz	-	-65	-45	dB
	GFL <sub>9</sub>	2400 Hz/1,920 Hz	-	-55	-50	dB
Group Delay Distortion	GDL	900 ~ 1,500 Hz/ 720 ~ 1,200 Hz	-	-	100/120	μS

\* Bell212A, V.22, V.22 bis/V.21

**High-band BPF**

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Relative Voltage Gain to $G_{FH_4}$	$G_{FH_1}$	1,195 Hz/956 Hz *	-	-55	-50	dB
	$G_{FH_2}$	1,641 Hz/1,313 Hz	-	-55	-50	dB
	$G_{FH_3}$	2,055 Hz/1,644 Hz	-1.5	0	+1.5	dB
	$G_{FH_4}$	2,195 Hz/1,756 Hz	Referred Gain 0			dB
	$G_{FH_5}$	2,398 Hz/1,918 Hz	-1.5	0	+1.5	dB
	$G_{FH_6}$	2,602 Hz/2,082 Hz	-1.5	0	+1.5	dB
	$G_{FH_7}$	2,742 Hz/2,194 Hz	-1.2	0	+1.8	dB
	$G_{FH_8}$	3,211 Hz/2,569 Hz	-	-43	-38	dB
	$G_{FH_9}$	3,398 Hz/2,718 Hz	-	-35	-29	dB
Group Delay Distortion	$G_{DH}$	2,100 ~ 2,700 Hz/ 1,680 ~ 2,160 Hz	-	-	200/ 240	$\mu$ s

\* Bell212A, V.22, V.22 bis/V.21

**Multi-purpose LPF**

Parameter	Symbol	Condition	Min	Typ	Max	Unit	
Relative Voltage Gain to $G_{LPF_1}$	$G_{FLF_1}$	211 Hz	GT = 0	-1	0	+1	dB
	$G_{FLF_2}$	305 Hz		Referred Gain 0			dB
	$G_{FLF_3}$	617 Hz		-1	0	+1	dB
	$G_{FLF_4}$	898 Hz		-	-50	-40	dB
	$G_{FLF_5}$	1,695 Hz		-	-50	-46	dB
Relative Volgate Gain to $G_{LPF_2}$	$G_{FHF_1}$	211 Hz	GT = 1	-1	0	+1	dB
	$G_{FHF_2}$	305 Hz		Referred Gain 0			dB
	$G_{FHF_3}$	2,477 Hz		-1.5	0	+0.5	dB
	$G_{FHF_4}$	3,898 Hz		-	-51	-46	dB

**BPF for CCITT V.23**

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Relative Voltage Gain to $G_{FB_4}$	$G_{FB_1}$	414 Hz	-	-49	-44	dB
	$G_{FB_2}$	602 Hz	-	-32	-27	dB
	$G_{FB_3}$	789 Hz	-1.5	0	+1.5	dB
	$G_{FB_4}$	1,695 Hz	Referred Gain 0			dB
	$G_{FB_5}$	2,602 Hz	-1.5	0	+1.5	dB
	$G_{FB_6}$	3,008 Hz	-	-15	-12	dB
	$G_{FB_7}$	3,398 Hz	-	-36	-32	dB

**7. AGC Circuit and DA, AD Converters** $(V_{DD} = +5\text{ V} \pm 5\%, V_{SS} = -5\text{ V} \pm 5\%, T_a = 0 \sim 70^\circ\text{C})$ 

Parameter	Symbol	Condition	Min	Typ	Max	Unit
-----------	--------	-----------	-----	-----	-----	------

**AGC Amplifier**

Input Resistance	$R_{AGCI}$	—	—	1	—	$M\Omega$
Variable Voltage Gain Range	$G_{AGC}$	—	-4	—	+43.8	dB
Voltage Gain Accuracy	$G_E$	—	-0.4	+0.03 ~-0.17	+0.4	dB
Output DC Offset Voltage	$V_{OSAGC}$	—	-60 (-3)	—	+60 (+3)	mV (LSB)

**Transmit Digital to Analog Converter**




Bits of Resolution	$B_{REST}$	—	—	8	—	bit
End-point Linearity	$NL_{DA}$	—	—	0.36	0.5	%
Differential Non-linearity	$DNL_{DA}$	—	—	1/5	1/2	LSB
Full Scale	Plus Full Scale	$PFV_{DA}$	—	—	+2,481	mV
	Minus Full Scale	$NFV_{DA}$	—	—	-2,500	mV
DC Offset Voltage	$V_{OSDA}$	—	-10	-1.5	+10	mV


**Receive Analog to Digital Converter**

Bits of Resolution	$B_{RESR}$	—	—	8	—	bit
End-point Linearity	$NL_{AD}$	—	—	0.24	0.5	%
Differential Non-linearity	$DNL_{AD}$	—	—	1/5	1/2	LSB
Full Scale	Plus Full Scale	$PFV_{AD}$	—	—	+2,481	mV
	Minus Full Scale	$NFV_{AD}$	—	—	-2,500	mV
DC Offset Voltage*	$V_{OSAD}$	—	-1/2	—	+1/2	LSB


\* This specification does not include the DC offset voltage at the input of the AD converter.








Note) For CCITT V.21 mode, the passband of these BPFs is shifted down to 80% for the original.





## PIN DESCRIPTION

Pin Name	Pin No.			Function																																																																													
	RS	GS	JS																																																																														
TD1~TD8	1~8	3~5, 51~55	2~9	<p>Transmit signal digital data input for DA conversion. These pins are 8 bit parallel two's complement data input pins. The data is loaded to the DA converter at the falling edge of <math>\overline{\text{WRITE}}</math>. TD1 is the LSB and TD8 is the MSB. Refer to Table 1 below.</p> <table border="1"> <thead> <tr> <th>TD</th> <th>8</th> <th>7</th> <th>6</th> <th>5</th> <th>4</th> <th>3</th> <th>2</th> <th>1</th> <th>Total Value</th> <th>Nominal Output Voltage*</th> </tr> </thead> <tbody> <tr> <td>Plus Full Scale</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>+127</td> <td>+2480.5mV</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>+128 ~ 1</td> <td></td> </tr> <tr> <td>Plus <math>\emptyset</math></td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>Minus <math>\emptyset</math></td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>-1</td> <td>-19.5mV</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>-2 ~ 127</td> <td></td> </tr> <tr> <td>Minus Full Scale</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>-128</td> <td>-2500mV</td> </tr> </tbody> </table> <p><b>Table 1</b> *The reference voltage for DA conversion is +2.5 V. This output voltage is defined at AOUT, and does not care of its polarity.</p>	TD	8	7	6	5	4	3	2	1	Total Value	Nominal Output Voltage*	Plus Full Scale	0	1	1	1	1	1	1	1	+127	+2480.5mV										+128 ~ 1		Plus $\emptyset$	0	0	0	0	0	0	0	0	0	0	Minus $\emptyset$	1	1	1	1	1	1	1	1	-1	-19.5mV										-2 ~ 127		Minus Full Scale	1	0	0	0	0	0	0	0	-128	-2500mV
TD	8	7	6	5	4	3	2	1	Total Value	Nominal Output Voltage*																																																																							
Plus Full Scale	0	1	1	1	1	1	1	1	+127	+2480.5mV																																																																							
									+128 ~ 1																																																																								
Plus $\emptyset$	0	0	0	0	0	0	0	0	0	0																																																																							
Minus $\emptyset$	1	1	1	1	1	1	1	1	-1	-19.5mV																																																																							
									-2 ~ 127																																																																								
Minus Full Scale	1	0	0	0	0	0	0	0	-128	-2500mV																																																																							
$\overline{\text{WRITE}}$	9	6	10	<p>This signal enables TD1 ~ TD8 pins to write data into the DA converter. The digital input from TD1 ~ TD8 is latched to the DA converter at the falling edge of <math>\overline{\text{WRITE}}</math> signal, and then converted to analog signal.</p> <p>The analog output signal is renewed about 18 <math>\mu\text{sec}</math> after the falling edge of <math>\overline{\text{WRITE}}</math> signal. The cycle of this signal can be chosen from the range of 104 <math>\mu\text{sec}</math> ~ 143 <math>\mu\text{sec}</math> (7 ~ 9.6 kHz). It is desirable for the noise performance that the <math>\overline{\text{WRITE}}</math> is synchronous to the MCK.</p>																																																																													
MCK	10	7	11	<p>A 3.6864 MHz clock signal should be applied to this pin. This is the time base for the operation of the MSM6951B.</p>																																																																													
$\overline{\text{START}}$	11	8	12	<p>This signal enables MSM6951B to start the AD conversion. This signal is also used to latch the input data which for the amplitude of the AGC circuit. The input data is supplied from a digital signal processing demodulating chip.</p> <p>These two operations are performed at the falling edge of <math>\overline{\text{START}}</math>.</p> <p>The cycle of this signal can be chosen from the range of 98<math>\mu\text{sec}</math>~143 <math>\mu\text{sec}</math>.</p>																																																																													
$\overline{\text{READ}}$	12	9	13	<p>This is a control signal for 3-state output data bus line, RD1 ~ RD8. While this pin is at digital 0 state, the output bus is activated and the result of the AD conversion is output from RD1 ~ RD8 terminals.</p> <p>While this pin is at the digital 0 state, the output but is activated and the result of the AD conversion is output from RD1 ~ RD8 terminals.</p>																																																																													

(to be continued)

Pin Name	Pin No.			Function																																																																																																																																							
	RS	GS	JS																																																																																																																																								
RD1 ~ RD8	13 ~ 20	10 ~ 13, 16 ~ 19	14 ~ 21	<p>These are I/O terminals controlled by <math>\overline{\text{START}}</math> and <math>\overline{\text{READ}}</math> terminals.</p> <p>When <math>\overline{\text{READ}}</math> is set at the digital 0 state, RD1 ~ RD8 become output terminals and the A/D conversion result is output from these pins with 8 bit parallel two's compliment format. Refer to Table 2.</p> <p>When <math>\overline{\text{READ}}</math> is set at digital 1 state, RD1 ~ RD8 become input terminals. The data input to these pins is loaded into the registers at the falling edge of <math>\overline{\text{START}}</math> signal. In this case, this data is used as the gain setting data for AGC circuit.</p> <p>Nominal absolute voltage gain of AGC circuit is described in Table 3. The dynamic range of the AGC circuit is about 48 dB as shown in Table 3.</p> <p><b><math>\overline{\text{READ}}</math> = Digital 0</b></p> <table border="1"> <thead> <tr> <th>RD<sub>7</sub></th> <th>RD<sub>6</sub></th> <th>RD<sub>5</sub></th> <th>RD<sub>4</sub></th> <th>RD<sub>3</sub></th> <th>RD<sub>2</sub></th> <th>RD<sub>1</sub></th> <th>RD<sub>0</sub></th> <th>Nominal Corresponding Voltage on the Input of AGC Circuit (AGCI)</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>+2,480.5 mV</td> </tr> <tr> <td colspan="8" style="text-align: center;">}</td> <td>~ 19.5 mV Step</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>+19.5 mV</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>-19.5 mV</td> </tr> <tr> <td colspan="8" style="text-align: center;">}</td> <td>~ 19.5 mV Step</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>-2,500 mV</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Table 2</b></p> <p><b><math>\overline{\text{READ}}</math> = Digital 1</b></p> <table border="1"> <thead> <tr> <th>RD<sub>7</sub></th> <th>RD<sub>6</sub></th> <th>RD<sub>5</sub></th> <th>RD<sub>4</sub></th> <th>RD<sub>3</sub></th> <th>RD<sub>2</sub></th> <th>RD<sub>1</sub></th> <th>RD<sub>0</sub></th> <th>Nominal Absolute Voltage Gain of AGC Circuit (dB)</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>+43.8</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>+43.6</td> </tr> <tr> <td colspan="8" style="text-align: center;">}</td> <td>0.1875 dB Step</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>-3.83</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>-3.81</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>-4.00</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Table 3</b></p>	RD <sub>7</sub>	RD <sub>6</sub>	RD <sub>5</sub>	RD <sub>4</sub>	RD <sub>3</sub>	RD <sub>2</sub>	RD <sub>1</sub>	RD <sub>0</sub>	Nominal Corresponding Voltage on the Input of AGC Circuit (AGCI)	0	1	1	1	1	1	1	1	+2,480.5 mV	}								~ 19.5 mV Step	0	0	0	0	0	0	0	1	+19.5 mV	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	-19.5 mV	}								~ 19.5 mV Step	1	0	0	0	0	0	0	0	-2,500 mV	RD <sub>7</sub>	RD <sub>6</sub>	RD <sub>5</sub>	RD <sub>4</sub>	RD <sub>3</sub>	RD <sub>2</sub>	RD <sub>1</sub>	RD <sub>0</sub>	Nominal Absolute Voltage Gain of AGC Circuit (dB)	1	1	1	1	1	1	1	1	+43.8	1	1	1	1	1	1	1	0	+43.6	}								0.1875 dB Step	0	0	0	0	0	0	1	0	-3.83	0	0	0	0	0	0	0	1	-3.81	0	0	0	0	0	0	0	0	-4.00
RD <sub>7</sub>	RD <sub>6</sub>	RD <sub>5</sub>	RD <sub>4</sub>	RD <sub>3</sub>	RD <sub>2</sub>	RD <sub>1</sub>	RD <sub>0</sub>	Nominal Corresponding Voltage on the Input of AGC Circuit (AGCI)																																																																																																																																			
0	1	1	1	1	1	1	1	+2,480.5 mV																																																																																																																																			
}								~ 19.5 mV Step																																																																																																																																			
0	0	0	0	0	0	0	1	+19.5 mV																																																																																																																																			
0	0	0	0	0	0	0	0	0																																																																																																																																			
1	1	1	1	1	1	1	1	-19.5 mV																																																																																																																																			
}								~ 19.5 mV Step																																																																																																																																			
1	0	0	0	0	0	0	0	-2,500 mV																																																																																																																																			
RD <sub>7</sub>	RD <sub>6</sub>	RD <sub>5</sub>	RD <sub>4</sub>	RD <sub>3</sub>	RD <sub>2</sub>	RD <sub>1</sub>	RD <sub>0</sub>	Nominal Absolute Voltage Gain of AGC Circuit (dB)																																																																																																																																			
1	1	1	1	1	1	1	1	+43.8																																																																																																																																			
1	1	1	1	1	1	1	0	+43.6																																																																																																																																			
}								0.1875 dB Step																																																																																																																																			
0	0	0	0	0	0	1	0	-3.83																																																																																																																																			
0	0	0	0	0	0	0	1	-3.81																																																																																																																																			
0	0	0	0	0	0	0	0	-4.00																																																																																																																																			
VDD2	21	20	22	<p>Positive power supply, +5 V.</p> <p>This power supply is internally connected to the digital output logic circuitry RD1 ~ RD8 to avoid deterioration of the noise performance. The same power supply as to VDD1 should be used.</p>																																																																																																																																							
DG	22	22, 23	23, 24	Digital ground, 0 V.																																																																																																																																							
AG	23	24	25	Analog ground, 0 V.																																																																																																																																							
AGCC	24	25	26	An external capacitor of 1 $\mu\text{F}$ should be connected between AGCC and AG. This capacitor is necessary to compensate for the DC offset voltage generated in the AGC circuit.																																																																																																																																							

(to be continued)


Pin Name	Pin No.			Function								
	RS	GS	JS									
VR	26	29	28	<p>The MSM6951B provides the voltage reference which is used for A/D and D/A conversions and the guard tone generator.</p> <p>The reference voltage is stabilized for variations of temperature or supply voltages.</p> <div style="text-align: center;">  </div> <p><b>Figure 6 (MSM6951BRS)</b></p> <p>A bypass capacitor is required to decouple the VR and minimize noise. A capacitor with the value of 1 <math>\mu</math>F is recommended.</p>								
AIN	27	30	29	Receive analog signal input pin. The maximum input level is about +7.2 dBm (5 Vp-p).								
DT, PT	28, 29	31, 32	30, 31	These pins control the transmit and receive analog signal paths for AC loop test, DTMF tone, guard tone and call progress tone. For details, refer to Table 8. When the chip is used for the V. 21 or V. 23 modem, DT and PT should be in digital 1 state.								
AOUT	30	33	32	<p>This is the transmit analog signal output terminal. The output resistance is about 10 <math>\Omega</math> and the load resistance should be more than 20 k<math>\Omega</math>. The higher the load resistor is, the lower the power dissipation of MSM6951B.</p> <p>When the full scale digital data is input to DA, the output voltage on AOUT becomes as follows. The polarity of the output voltage and DC offset are not cared in this table.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Input Data to DA</th> <th>Reference Voltage</th> <th>Output Voltage (AOUT)</th> </tr> </thead> <tbody> <tr> <td>Plus Full Scale</td> <td rowspan="2" style="text-align: center;">+2.5 V</td> <td style="text-align: center;">+2.17 V</td> </tr> <tr> <td>Minus Full Scale</td> <td style="text-align: center;">-2.19 V</td> </tr> </tbody> </table>	Input Data to DA	Reference Voltage	Output Voltage (AOUT)	Plus Full Scale	+2.5 V	+2.17 V	Minus Full Scale	-2.19 V
Input Data to DA	Reference Voltage	Output Voltage (AOUT)										
Plus Full Scale	+2.5 V	+2.17 V										
Minus Full Scale		-2.19 V										

Table 4

(to be continued)

Pin Name	Pin No.			Function																												
	RS	GS	JS																													
LT	31	35	33	<p>LT is used to provide the local AC loop test function. When a digital 1 is input to LT, the transmit analog signal bypasses the transmit analog filter and is directly routed to the receive analog filter. At this time, the transmit analog signal must be on the same channel as the receiver. The passband of the receive analog filter is selected by LT and MODE as shown in Table 5.</p> <table border="1"> <thead> <tr> <th rowspan="2">LT</th> <th rowspan="2">MODE</th> <th colspan="3">Receive Filter Passband</th> <th rowspan="2">AIN</th> <th rowspan="2">AOUT</th> </tr> <tr> <th>*</th> <th>V.21</th> <th>V.23</th> </tr> </thead> <tbody> <tr> <td rowspan="2">1</td> <td>0</td> <td>2000 - 2800 Hz</td> <td>1600 - 2240 Hz</td> <td>800 - 2800 Hz</td> <td rowspan="2">Open</td> <td rowspan="2">Shorted to AG (IOV)</td> </tr> <tr> <td>1</td> <td>800 - 1600 Hz</td> <td>640 - 1280 Hz</td> <td>0 - 820 Hz</td> </tr> <tr> <td>0</td> <td>x</td> <td colspan="5">Normal Operating State</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Table 5</b></p> <p>* Bell 212A, CCITT V.22, V22 bis</p>	LT	MODE	Receive Filter Passband			AIN	AOUT	*	V.21	V.23	1	0	2000 - 2800 Hz	1600 - 2240 Hz	800 - 2800 Hz	Open	Shorted to AG (IOV)	1	800 - 1600 Hz	640 - 1280 Hz	0 - 820 Hz	0	x	Normal Operating State				
LT	MODE	Receive Filter Passband					AIN	AOUT																								
		*	V.21	V.23																												
1	0	2000 - 2800 Hz	1600 - 2240 Hz	800 - 2800 Hz	Open	Shorted to AG (IOV)																										
	1	800 - 1600 Hz	640 - 1280 Hz	0 - 820 Hz																												
0	x	Normal Operating State																														
DAO	32	36	34	<p>DAO is the output of the digital to analog converter. Normally, this pin is connected to the XIN pin directly. As the output impedance is low and the minimum input impedance of XIN is 500 K<math>\Omega</math>, the transferred signal level from DAO to XIN can be adjusted by the external resistors.</p>																												
GT	33	37	35	<p>GT selects the frequency of the guard tone, which is a necessary function for this chip to be used internationally. At the same time, the passband of LPF is decided according to the guard tone frequency. LPF is useful also for DTMF or extra tone transmitting with its wider passband.</p> <table border="1"> <thead> <tr> <th>GT</th> <th>Guard Tone Frequency</th> <th>LPF's Passband</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>550 Hz</td> <td>0 - 620 Hz</td> </tr> <tr> <td>1</td> <td>1,800 Hz</td> <td>0 - 2480 Hz</td> </tr> </tbody> </table> <p style="text-align: center;"><b>Table 6</b></p> <p>LPF plays a role in rejecting harmonic components from the original tone. In addition to this, the LPF can be also used in the receiver as the band limiting filter during call progress tone detection.</p> <p>GT is used to provide the receive and the transmit filter for CCITT V.21 or V.23 modem function. Refer to Table 8.</p>	GT	Guard Tone Frequency	LPF's Passband	0	550 Hz	0 - 620 Hz	1	1,800 Hz	0 - 2480 Hz																			
GT	Guard Tone Frequency	LPF's Passband																														
0	550 Hz	0 - 620 Hz																														
1	1,800 Hz	0 - 2480 Hz																														
XIN	34	38	36	<p>XIN is the transmit analog signal input. As described in the paragraph for DAO, XIN is normally connected to DAO directly. The maximum input level is about + 7.2 dBm (5 Vp-p).</p>																												

(to be continued)


Pin Name	Pin No.			Function																														
	RS	GS	JS																															
SP	35	39	37	This pin controls the transmit and receive analog signal paths for V.23 and the other standards. When the chip is used for the V.23 modem, SP should be in a digital 1 state. For details, refer to Table 8.																														
MODE	36	40	38	<p>MODE determines the role of each BPF by controlling SWT and SWR as shown in the circuit configuration. When a digital 0 is applied to this pin, the low channel BPF is assigned to the transmitter and the high channel BPF is assigned to the receiver. This condition is called the "Originate mode". When a digital 1 is input to MODE, the positions of BPFs are reversed and this is called as "Answer mode".</p> <p>During the AC loop back test, the frequency band used for this test becomes the receiver's channel determined by MODE.</p> <table border="1" style="margin: 10px auto;"> <thead> <tr> <th rowspan="2">MODE</th> <th rowspan="2">Mode</th> <th colspan="3">Transmit Band (Hz)</th> <th colspan="3">Receive Band (Hz)</th> </tr> <tr> <th>*</th> <th>V.21</th> <th>V.23</th> <th>*</th> <th>V.21</th> <th>V.23</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Originate</td> <td>800 ~ 1800</td> <td>640 ~ 1280</td> <td>0 ~ 620</td> <td>2000 ~ 2800</td> <td>1600 ~ 2240</td> <td>800 ~ 2800</td> </tr> <tr> <td>1</td> <td>Answer</td> <td>2000 ~ 2800</td> <td>1800 ~ 2240</td> <td>800 ~ 2800</td> <td>800 ~ 1800</td> <td>640 ~ 1280</td> <td>0 ~ 620</td> </tr> </tbody> </table> <p style="text-align: center;">* Bell 212A, CCITT V.22, V.22 bis</p> <p style="text-align: center;"><b>Table 7</b></p>	MODE	Mode	Transmit Band (Hz)			Receive Band (Hz)			*	V.21	V.23	*	V.21	V.23	0	Originate	800 ~ 1800	640 ~ 1280	0 ~ 620	2000 ~ 2800	1600 ~ 2240	800 ~ 2800	1	Answer	2000 ~ 2800	1800 ~ 2240	800 ~ 2800	800 ~ 1800	640 ~ 1280	0 ~ 620
MODE	Mode	Transmit Band (Hz)					Receive Band (Hz)																											
		*	V.21	V.23	*	V.21	V.23																											
0	Originate	800 ~ 1800	640 ~ 1280	0 ~ 620	2000 ~ 2800	1600 ~ 2240	800 ~ 2800																											
1	Answer	2000 ~ 2800	1800 ~ 2240	800 ~ 2800	800 ~ 1800	640 ~ 1280	0 ~ 620																											
RFO	37	41	39	RFO is the analog signal output of the receive filter. This signal is to be connected to the AGC circuit through an external capacitor of 0.1 $\mu$ F. The load resistance should be more than 20 k $\Omega$ . The maximum voltage swing is about 5 Vp-p.																														
AGCI	38	44	40	<p>AGCI is the input pin of the AGC circuit and is connected to RFO through an external capacitor as shown in Figure 7. The role of the capacitor is the DC offset generated in the receive filter. The input resistance is high and the maximum input voltage swing is about 5 Vp-p.</p> <div style="text-align: center;"> </div>																														

Figure 7 (MSM6951BRS)

(to be continued)



◆ MODEM • MSM6951B ◆

Pin Name	Pin No.			Function
	RS	GS	JS	
GR2, GR1	39, 40	45, 47	41, 42	<p>The output guard tone level can be adjusted by using external resistors as shown in Figure 8.</p>  <p style="text-align: right;"><b>Figure 8 (MSM6951BRS)</b></p> <p>The approximate output tone level is determined by the following equation.</p> $V_{AOUT} = 20 \cdot \log \frac{R_8}{R_8 + R_9} \text{ [dBm]}$ <p>In Bell's standard sets, the guard tone function is not used.</p>
VSS	41	48	43	Negative power supply, - 5 V.
VDD1	42	21, 49	44	Positive power supply, + 5 V.

MSM6951BRS CIRCUIT WIRING ILLUSTRATION




Figure 9

## APPLICATION INFORMATION

1. Typical Master Clock (MCK) Frequency and  $\overline{\text{WRITE}}$ ,  $\overline{\text{START}}$ ,  $\overline{\text{READ}}$  signals.




Figure 10 shows the typical design for the operating clock and control signals.


It is desirable a single one time base for the best noise performance of the modem system.

2. Consideration for Transmit Signal Level Diagram

This condition difficult to be described due to the Aperture Effect\* depending on the sampling period and the peak factor in PSK (1200 bps) and QAM (2400 bps) modes. \*See Figure 12.

To simplify this, please see the model defined below.

- Sampling period ; 8 kHz
- Modem mode ; CCITT V.21, CH.1 (FSK, 1080 ± 100Hz)
- Input data to TD1~TD8 ; ± Full scale
- Reference voltage (VR) ; + 2.50V



As a result the transmit signal (1080Hz) amplitude at AOUT becomes as follows.

$$+ 7.17 - \frac{0.26}{A} - \frac{0.34}{B} = + 6.57 \text{ dBm}$$

A : Aperture effect at 1080Hz

B : Loss of the DA converter

This is not a real world application, but rather a sample to clarify the concepts involved.

Normally, the amplitude at AOUT may be around 0 dBm, this is particularly true for PSK or QAM modulation, since the modulated analog signal is a peak. It is important to factor its effects into the design of the output signal amplitude.




Figure 12 Aperture effect

### 3 Originate Transmission Mode

The signal path in this mode is shown in Figure 13.

The low band signal must be transmitted and the high band signal must be received. MODE determines the positions of two BPFs by controlling SWT1, SWT2, SWR1 and SWR2. When MODE is in the digital 0 state, the low channel BPF is assigned to the transmitter and the high channel BPF is assigned to the receiver. Both DT and PT should be in the digital 1 state so that the guard tone function is disabled.




Figure 13 (MSM6951BRS)

### 4 Answer Transmission Mode

The signal path in this mode is shown in Figure 14.

The high band signal must be transmitted and the low band signal must be received. When MODE is in the digital 1 state, the high channel BPF is assigned to the transmitter and the low channel BPF is assigned to the receiver. In some applications, it is required that a guard tone be mixed with the high channel transmit signal in the answer mode. The control signals on DT, PT and GT determine the guard tone function. When DT and PT are in the digital 1 state, the guard tone function is disabled and only the high channel transmitter is enabled. When DT, PT and GT are in the digital 0 state, the guard tone, the frequency of which is 550 Hz, is mixed to the transmit signal.

When GT is changed to a digital 1 keeping DT and PT in the digital 0 state, another guard tone, 1800 Hz, is mixed with the transmit signal.

The original guard tone is filtered through the LPF and only its fundamental component is extracted and mixed with transmit signal. The cut-off frequency of LPF is about 620 Hz while GT is in the digital 0 state and becomes about 2480 Hz while GT is in the digital 1 state.




Figure 14 (MSM6951BRS)





### 6 Tone Receive Mode

The signal path in this mode is shown in Figure 16.

LPF shown here has two cut-off frequencies — 620 Hz and 2480 Hz. This mode is useful for call progress tone monitoring, such as dial tone. Refer to Table 9-1. In this mode, AOUT is connected to AG (0V) internally.




Figure 16 (MSM6951BRS)

### 7 AC Loop-back Test Mode

The signal path in this mode is shown in Figure 17.

The modem system has to receive its own transmit signal to check the modem operation.

In this mode, the transmit filter left out of the signal route and the channel used for AC Loop-back test is determined by the receiver's channel assigned by MODE. Refer to Table 8.

AOUT is connected to AG (0V) internally.

During AC Loop back test (LT = 1), the output of the D/A converter is connected to the forward signal route internally, and XIN is disconnected from the signal path.




Figure 17 (MSM6951BRS)

## 8 CCITT V.21 Transmission Mode

The chip provides the V.21 filtering function. V.21 is the 300BPS full duplex modem standard and utilizes the different frequency bands from the other standards – Bell 212A, CCITT V.22, V.22 bis –. In V.21, 1080 Hz (Low band) and 1750 Hz (High band) are FSK carriers, and the required bandwidth is about 300 Hz.

To realize this filtering function, the clock frequency for on-chip BPFs is set at 80% of its original value when V.21 mode is selected.



Refer to Table 8.

## 9 CCITT V.23 Transmission Mode

As another function, the chip provides the V.23 filtering function including the 75BPS backward channel filter.

The BPF for the main 1200 BPS channel is accomplished by combining second order filters which are originally designed for Bell 212A or CCITT V.22/V.22 bis. For the LPF for the optional 75BPS backward channel, multi-purpose LPF can be used because of applied with its narrow bandwidth.

The signal path in this mode is shown in Figure 18 and 19. Figure 18 shows the path for the main channel (1200 BPS) transmitting and the backward channel (75 BPS) receiving. Figure 19 shows the reverse case.



Control Signal				Transmitter			Receiver		Note		
DT	PT	MODE	GT	SP	LT	Pass Band*1	Gain*1	Guard Tone		Pass Band*2	Gain*2
1	1	0	0	0	0	800~1600Hz	0dB		2000~2800Hz	0dB	Bell 212A, V.22, V.22bis
1	1	1	0	0	0	2000~2800Hz	0dB		800~1600Hz	0dB	
0	0	1	0	0	0	2000~2800Hz	0dB	550Hz	800~1600Hz	0dB	
0	0	1	1	0	0	2000~2800Hz	0dB	1800Hz	800~1600Hz	0dB	Extra Tone/DTMF Tone Transmitting
0	1	0	0	0	0	0~620Hz	0dB		2000~2800Hz	0dB	
0	1	1	0	0	0	0~620Hz	0dB		800~1600Hz	0dB	
0	1	0	1	0	0	0~2480Hz	0dB		2000~2800Hz	0dB	Filtering for Call Progress Tone
0	1	1	1	0	0	0~2480Hz	0dB		800~1600Hz	0dB	
1	0	X	0	X	0	*3			0~620Hz	0dB	
1	0	X	1	X	0	*3			0~2480Hz	0dB	AC Loop- back
1	1	0	0	0	1	*3			2000~2800Hz	0dB	
0	0	0	X	0	1	*3			2000~2800Hz	0dB	
1	1	1	0	0	1	*3			800~1600Hz	0dB	Bell 212A, V.22, V.22bis
0	0	1	X	0	1	*3			800~1600Hz	0dB	

\*1 XIN → AOUT

\*2 AIN → RFO

\*3 AOUT is connected to Ground.

Table 8-1 Various Operating Modes

Control Signal				Transmitter			Receiver		Note		
DT	PT	MODE	GT	SP	LT	Pass Band*1	Gain*1	Guard Tone		Pass Band*1	Gain*2
1	1	0	1	0	0	640 ~ 1280Hz	0dB		1600 ~ 2240Hz	0dB	Originate
1	1	1	1	0	0	1600 ~ 2240Hz	0dB		640 ~ 1280Hz	0dB	
1	1	0	1	0	1	*3			1600 ~ 2240Hz	0dB	AC Loop-back
1	1	1	1	0	1	*3			640 ~ 1280Hz	0dB	
1	1	0	1	1	0	0 ~ 620Hz	0 dB		800 ~ 2800Hz	0dB	CCITT V.23 with Backward Channel
1	1	1	1	1	0	800 ~ 2800Hz	0dB		0 ~ 620Hz	0dB	
1	1	0	1	1	1	*3			800 ~ 2800Hz	0dB	AC Loop-back
1	1	1	1	1	1	*3			0 ~ 620Hz	0dB	

Table 8-2 Various Operating Modes