# OKI semiconductor

## MSM6951B

#### ANALOG FRONT END LSI FOR MULTI-STANDARD MODEM

#### **GENERAL DESCRIPTION**

The MSM6951B is an analog front-end LSI which is fabricated by Oki's low power consumption CMOS silicon gate technology for modem chip set based on Bell 212A, CCITT V.21, V.22, V.23 and V.22 bis standard. The MSM6951B consists of two BPFs, for low band and high band, an A/D converter with 8-bit parallel output, a D/A converter with 8-bit parallel input, an AGC circuit controlled by external digital signals, a guard tone generator (550 Hz/1800 Hz selectable) and some analog signal control switches for various applications.

The MSM6951B communicates with a modulator and a demodulator via each 8 bits parallel digital line.

This chip does not contain a carrier detect function but that function can perform with a digital signal processor dedicated as a demodulator by using digital signals from the A/D converter.

#### **FEATURES**


- Conforms to Bell 212A, CCITT V.21, V.22, V.23 and V.22 bis
- 8-bit parallel output A/D converter and 8-bit parallel input D/A converter provided on chip.
- On-chip voltage reference.
- On-chip AGC circuit controlled by 8-bit external digital signal, over the received signal level range of 48 dB in 0.19 dB steps.
- Dynamic range: 70 dB
- Guard tone mixing function: 550 Hz or 1800 Hz.

 On-chip multi-purpose LPF for tone transmitting and call progress detection.


Prelininary

- Provides AC loop test function, a transmitting analog signal can be looped back as a receive analog signal within the chip.
- Supply voltage: ±5V.
- Low power dissipation: 115 mW.
- 3.6864 MHz external clock for operation.
- 42 pin plastic DIP (DIP42-P-600)
   56 pin-V plastic QFP (QFP56-P-910-VK)
   44 pin plastic QFJ(PLCC) (QFJ44-P-S650)

### PIN CONFIGURATION (Top view)



## **BLOCK DIAGRAM**



## Pin Assignment

	,	Pin No.			
Pin Name	RS	GS	J <u>S</u>	In/Out	Function
TD1	1	51	2	Input	Transmit signal digital data input to DA (LSB)
TD2	2	52	3	Input	Transmit signal digital data input to DA
TD3	3	53	4	Input	Transmit signal digital data input to DA
TD4	4	54	5	Input	Transmit signal digital data input to DA
TD5	5	55	6	Input	Transmit signal digital data input to DA
TD6	6	3	7	Input	Transmit signal digital data input to DA
TD7	7	4	8	Input	Transmit signal digital data input to DA
TD8	8	5	9	Input	Transmit signal digital data input to DA (MSB)
WRITE	9	6	10	Input	TD writing control signal for DA
MCK	10	7	11	Input	Master clock input 3,6864 MHz
START	11	8	12	Input	Control signal for starting of AD conversion
READ	12	9	13	Input	RD reading control signal for AD
RD1	13	10	14	In/Out	Receive signal digital data output from AD (LSB)
RD2	14	11	15	In/Out	Receive signal digital data output from AD
RD3	15	12	16	In/Out	Receive signal digital data output from AD
RD4	16	13	17	In/Out	Receive signal digital data output from AD
RD5	17	16	18	In/Out	Receive signal digital data output from AD
RD6	18	17	19	In/Out	Receive signal digital data output from AD
RD7	19	18	20	In/Out	Receive signal digital data output from AD
RD8	20	19	21	In/Out	Receive signal sigital data output from AD (MSB)
VDD2	21	20	22		Positive power supply (+5 V)
DG	22	22, 23	23, 24		Digital ground (0 V)
AG	23	24	25		Analog ground (0 V)
AGCC	24	25	26		External capacitor terminal for AGC
VR	26	29	28	Output	External capacitor terminal for reference voltage
AIN	27	30	29	Input	Receive analog signal input
DT	28	31	30	Input	Dial tone detecting loop
PT	29	32	31	Input	DTMF signal transmitting loop
AOUT	30	33	32	Output	Transmit analog signal output
LT	31	35	33	Input	AC loop test
DAO	32	36	34	Output	DA Output
GT	33	37	35	Input	Guard tone select (1800/550 Hz)
XIN	34	38	36	Input	External transmit analog signal input
SP	35	39	37	Input	V.23 transmitting loop
MODE	36	40	38	Input	Originate/Answer mode select
RFŌ	37	41	39	Output	Receive filter output
AGCI	38	44	40	Input	AGC circuit input
GR2	39	45	41	Output	External resistor terminal for Guard tone level
GR1	40	47	42	Input	External resistor terminal for Guard tone level
VSS	41	48	43		Negative power supply (-5 V)
VDD1	42	21,49	44		Positive power supply (+5 V)

## **ELECTRICAL CHARACTERISTICS**

## 1. Absolute Maximum Ratings

Parameter	Symbol	Conditions	Ratings	Unit		
01	VDD		-0.3 ~ +7			
Supply voltage	VSS	Ta = 25°C	+0.3 ~ -7			
Analog input voltage	VIA	with respect to AG or DG	VSS - 0.3 ~ VDD + 0.3	V		
Digital input voltage	VID		-0.3 ~ VDD + 0.3			
Operating temperature	ТОР		-40 ~ + 85	° 0		
Storage temperature	TSTG		-55 ~ +150	°C		

## 2. Recommended Operating Conditions

Parameter	Symbol	Condition	Min	Тур	Max	Unit
	V <sub>DD</sub>		4.75	5.00	5.25	
Power Supply Voltage	VSS	With Respect to AG or DG	-5.25	-5.00	-4.75	V
	AG, DG	_	_	0	-	
Operating temperature	T <sub>OP</sub>	_	0	_	70	°C
R <sub>0</sub>	_	_	_	51	_	kΩ
R <sub>1</sub>	_	Transformer	-	600	-	
R <sub>2</sub>	_	Impedance (Hybrid) $ \left[ \frac{600 \ \Omega}{600 \ \Omega} \right] : 600 \ \Omega $	_	600	-	Ω
R <sub>3</sub>	_	$\left[\frac{600 \Omega}{600 \Omega}\right]$ : 600 $\Omega$		300	-	
R <sub>4</sub>	_		_	51	-	
R,	-		_	51	_	
R <sub>6</sub>	-		_	51	-	
R,	_		_	51	-	
R <sub>s</sub>	_	_	_	51	_	kΩ
R,	_		_	51	_	
R <sub>10</sub>	_			100	-	
C <sub>0</sub>	_		_	0.1	_	·
Ci	-	•	-	2.2	_	
C,	_		_	1	_	
С,	_	_	_	0.1	-	_
C.	_		_	1	_	μF
C,, C,	_		_	10	-	
C <sub>6</sub> , C <sub>8</sub>	_		-	1	-	
$R_{11} \sim R_{18}$	- 1		-	20	-	kΩ
Master Clock Frequency	FMCK	-	3.6860	3.6864	3.6867	MHz
MCK Duty Cycle	DMCK	50% to 50%	30	50	70	%
Digital Input Rise Time	TR	T <sub>D1</sub> ~ T <sub>D8</sub> , WRITE,	0	_	50	nS
Digital Input Fall Time	TF	START, READ, R <sub>D1</sub> ~R <sub>D8</sub> , See Figure 1	0		50	nS

Parameter	Symbol	Condition	Min	Тур	Max	Unit
WRITE Period	TPW		104	_	143	μs
WRITE Width	Tww		0.55	-	Tpw- 0.6	μs
START Period	TPS	-	98.2	_	143	μs
START Width	Tws	See Figure 2, 3	1,1	_	79	μs
READ Width	TWR		3.2	_	•	μs
START → READ Timing	TSR		80	_	•	μs
READ → START Timing	TRS		15	-	*	μs
Allowable XIN Input DC Offset Voltage	Vosxin	-	-100	-	+100	mV
Allowable AIN Input DC Offset Voltage	VOSAIN	-	-100	_	+100	m∨

<sup>\*</sup> TWR MAX = TPS - TSR - TRS TSR MAX = TPS - TWR - TRS TRS MAX = TPS - TWR - TSR

## 3. Power Dissipation

 $(V_{DD} = +5 \text{ V } \pm 5\%, V_{SS} = -5 \text{ V } \pm 5\%, T_a = 0 \sim 70^{\circ}\text{ C})$ 

			. 00		· a	
Parameter	Symbol	Condition	Min	Тур	Max	Unit
Positive Power Supply Current	ססי	-	_	12	20	mA
Negative Power Supply Current	<sup>I</sup> SS	_	_	11	20	mA

Note:  $I_{DD} = I_{DD1} (V_{DD1} pin) + I_{DD2} (V_{DD2} pin)$ 

## 4. Digital Interface

 $(V_{DD} = +5 V \pm 5\%, V_{SS} = -5 V \pm 5\%, T_a = 0 \sim 70^{\circ}C)$ 

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Input Low Voltage	VIL	_	_	_	0.6	V
Input High Voltage	VIH	-	2.2		_	V
Output Low Voltage	VOL	I <sub>OL</sub> = 0.36 mA	_	_	0.4	V
Output High Voltage	Voн	ΙΟΗ = 20 μΑ	2.4	_	_	V
Input Low Current	HL	DG SVIN SVIL	-10		10	μА
Input High Current	Чн	$v_{IH} \le v_{IN} \le v_{DD}$	-10	_	10	μА
DA Data Set-up Time	T <sub>SD</sub>	See Fig	0	_	_	μs
DA Data Hold Time	THD	See Figure 3	1.2	_	_	μs
AGC Data Set-up Time	T <sub>SA</sub>	0 5: 0	0	-	_	μs
AGC Data Hold Time	THA	See Figure 2	2.2	-	_	μs
AD Data	TDi	Pull-up Resistor	0	_	3	μs
Output Delay Time	T <sub>D2</sub>	= 20 KΩ See Figure 2	0.5	-	3	μs

#### 5. ANALOG INTERFACE

 $(VDD = +5V \pm 5\%, -5V \pm 5\%, Ta = 0 \sim 70^{\circ}C)$ 

## Reference Voltage (VR)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Reference Voltage	VR		2.40	2.50	2.60	٧

## Transmit Modem Signal Characteristics (XIN, AOUT)

Р	arameter	Symbol	Cond	lition	Min	Тур	Max	Unit
Input Resi	stance	RXIN	XIN f <sub>XIN</sub>	≨ 5KH <b>z</b>	500			ΚΩ
Input Volt	age	VXIN	XIN				5	V <sub>PP</sub>
Output Vo	Output Voltage		1	RAOUT≧20KΩ, CAOUT≦100PF				V <sub>PP</sub>
Load Resistance		RAOUT			20			ΚΩ
Load Capa	citance	CAOUT					100	PF
DC Offset Voltage		VOST	AOUT, XIN	= 0V	- 500	0	+ 500	mV
*1 Absolute Voltage Gain	Bell 212A/	GT1	Originate	1200Hz, 0dBm	- 1.5	0	+ 1.5	dB
	V.22/V.22bis	GT2	Answer	2400Hz, 0dBm	- 1.5	0	+ 1.5	dB
	Tone Transmit	GT3	GT = 1, 1020Hz, 0dBm		- 1.5	0	+ 1.5	dВ
Gain Track	ting	TGT1	GT1 – GT2		- 1.0	0	+ 1.0	dB
*2	Bell 212A/	VT1	Originate	1200Hz		6.5/6.6		dBm
AOUT Signal	V.22/V.22bis	VT2	Answer	2400Hz		5.2/6.0		dBm
Level	Tone Transmit	VT3	GT = 1, 102	0Hz		6.6/6.7		dBm
		NIDLT1	Originate	0.3~		- 60	- 55	dBm
		NIDLT2	Answer	3.4KHz		- 56	- 50	dBm
*3 Idle Channel	Bell 212A/ V.22/V.22bis	NIDLT3	Originate	1.8~ 3KHz		- 76	- 65	dBm
Noise		NIDLT4	Answer	0.6~ 1.8KHz		- 73	- 65	dBm
	Tone Transmit	NIDLT5	GT = 1	0.3~ 3.4KHz		- 66	- 60	dBm

<sup>\*1</sup> GT = 20 log (VAOUT/VXIN)

① / ② ①; WRITE = 7.2KHz, ②; WRITE = 9.6KHz

Note) 0dBm = 0.775Vrms

<sup>\*2</sup> DA input level is maximum, XIN = DA0

<sup>\*3</sup> Idle Channel Noise is defined with no weighted filter.

Pa	Parameter Symbol Condition		Min	Тур	Max	Unit		
Clock Nois	e	NCLKT	All modes, at 57.6KHz				- 50	dBm
Total Harmonic Distor- tion	Bell 212A/	THDT1	Originate	1200Hz, 0dBm		- 52	- 50	dB
	V.22/V.22bis	THDT2	Answer	2400Hz, 0dBm		- 45	- 43	dB
	Tone Transmit	THDT3	GT = 1, 1020Hz, 0dBm			- 48	- 45	dB

## **Guard Tone (AOUT)**

Parameter	Symbol	Condition	Min	Тур	Max	Unit
	FGT1	GT = 0	530	553.8	570	Hz
Tone Frequency	FGT2	GT = 1	1780	1800	1820	Hz
	VGT1	GT = 0, R8 = Opened	- 1.0	0	1.0	dBm
Tone Amplitude	VGT2	GT = 1, R8 = Opened	- 1.0	0	1.0	dBm
Total Harmonic Distortion (2nd and 3rd) *	THDGT1	GT = 0, VGT1 = - 4dBm		- 63	- 57	dB
	THDGT2	GT = 1, VGT2 = - 4dBm		- 51	- 45	dB

<sup>\*</sup> Harmonics above 3rd harmonic are negligible.

V.21/V.23 Transmit Signal Characteristics (XIN, AOUT)

P	arameter	Symbol	Cond	ition	Min	Тур	Max	Unit
		GT4	Originate	1080Hz, 0dBm	- 1.5	0	+ 1.5	dB
*1 Absolute Voltage Gain	CCITT V.21	GT5	Answer	1750Hz, 0dBm	- 1.5	0	+ 1.5	dB
		GT6	Main	1700Hz, 0dBm	- 1.5	0	+ 1.5	dB
	CCITT V.23	GT7	Backward	420Hz, 0dBm	- 1.5	0	+ 1.5	dB
Gain	CCITT V.21	TGT2	GT4 – GT5		- 1	0	1	dB
Tracking	CCITT V.23	TGT3	GT6 – GT7		1.5	0	1.5	dB
*2 AOUT	CCITT V.21	VT4	Originate	1080Hz		6.5/6.7		dBm
		VT5	Answer	1750Hz		6.0/6.4		dBm
Signal Level	CCITT V.23	VT6	Main	1700Hz		6.1/6.4		dBm
Level		VT7	Backward	420Hz		6.8/6.8		dBm
		NIDLT6	Originate			- 59	- 55	dBm
*3 Idle	CCITT V.21	NIDLT7	Answer	0.3~		- 56	- 50	dBm
Channel Noise		NIDLT8	Main	3.4KHz		- 63	- 55	dBm
NOISE	CCITT V.23	NIDLT9	Backward			- 67	- 60	dBm
		THDT4	Originate	1080Hz, 0dBm		- 53	- 50	dB
Total Harmonic	CCITT V.21	THDT5	Answer	1750Hz, 0dBm		- 48	- 43	dB
Distor- tion		тнот6	Main	1700Hz, 0dBm		- 50	- 45	dB
	CCITT V.23	THDT7	Backward	420Hz, 0dBm		- 59	- 55	dB

<sup>\*1</sup> GT = 20 log (VAOUT/VXIN)

① / ② ①;WRITE = 7.2KHz, ②; WRITE = 9.6KHz

Note) 0dBm = 0.775Vrms

<sup>\*2</sup> DA input level is maximum, XIN = DA0

<sup>\*3</sup> Idle Channel Noise is defined with no weighted filter.

## Receive Modem Signal Characteristics (AIN, RFO)

P	arameter	Symbol	Cond	ition	Min	Тур	Max	Unit
Input Resi	stance	RAIN	AIN f <sub>XIN</sub>	≦ 5KHz	500			kΩ
Input Volt	age Swing	VAIN	AIN				5	V <sub>PP</sub>
Output Voltage		VRFO	RRFO≧ 20k CRFO≨ 100		5			V <sub>PP</sub>
Load Resistance		RRFO	RFO		20			kΩ
Load Capa	citance	CRFO	RFO				100	PF
DC Offset	Voltage	VOSR	RFO		- 500	0	+ 500	mV
*1 Absolute Voltage Gain	Bell 212A/	GR1	Answer	1200Hz, 3dBm	- 1.5	0	+ 1.5	dB
	V.22/V.22bis	GR2	Originate	2400Hz, 3dBm	- 1.5	0	+ 1.5	dB
	Tone Receive	GR3	GT = 0, 300	Hz, 3dBm	- 1.5	0	+ 1.5	dB
Gain Track	Gain Tracking		GR1 – GR2		- 1.0	0	+ 1.0	dB
*2	Bell 212A/	NIDLR1	Answer			- 63	- 57	dBm
ldle Channel	V.22/V.22bis	NIDLR2	Originate	0.3~		- 63	- 57	dBm
Noise	Tone Receive	NIDLR3	GT = 0	GT = 0 3.4KHz		- 69	- 57	dBm
	except V.21	NIDLT2	14.4KHz,57	.6KHz			-60	dBm
Clock Nois	v.21	NIDLT3	46.0	BKHz		_	-56	dBm
		THDR1	Answer	1200Hz, + 3dBm		- 47	- 43	dB
	Bell 212A/ V.22/V.22bis	THDR2	Originate	2400Hz, + 3dBm		- 41	- 37	dB
Total Harmonic Distor-		THDR3	Originate	1200Hz, 0dBm		- 58	- 53	dB
tion		THDR4	Answer	2400Hz, 0dBm		- 90	- 55	dB
	Tone Receive	THDR5	GT = 0, 3001 + 3dBm	Hz,		- 57	- 49	dB

<sup>\*1</sup> GR = 20 log (VRFO/VAIN)

<sup>\*2</sup> Idle Channel Noise is defined with no weighted filter.

V.21/V.23 Receive Signal Characteristics (AIN, RFO)

P	arameter	Symbol	Cond	ition	Min	Тур	Max	Unit
		GR4	Answer	1080Hz, 3dBm	- 1.5	0	+ 1.5	dB
*1 Absolute	CCITT V.21	GR5	Originate	1750Hz, 3dBm	- 1.5	0	+ 1.5	dB
Voltage Gain		GR6	Main	1700Hz, 3dBm	- 1.5	0	+ 1.5	dB
	CCITT V.23	GR7	Backward 420Hz, 3dBm		- 1.5	0	+ 1.5	dB
Gain	CCITT V.21	TGR2	GR4 – GR5	GR4 – GR5			1	dB
Tracking	CCITT V.23	TGR3	GR6 – GR7		- 1.5	0	1.5	dB
			Answer			- 62	- 57	dBm
*2 Idle	CCITT V.21	NIDLR5	Originate	0.3~		- 62	- 57	dBm
Channel Noise	CCITT V 22	NIDLR6	Main	3.4KHz		- 66	- 57	dBm
	CCITT V.23	NIDLR7	Backward			- 69	- 57	dBm
		THDR6	Answer	1080Hz, + 3dBm		- 47	- 43	dB
Total Harmonic	CCITT V.21	THDR7	Originate	1750Hz, + 3dBm		- 43	- 40	dB
Distor- tion		THDR8	Answer	1750Hz, 0dBm		- 100	- 50	dB
		THDR9	Originate	1080Hz, 0dBm		- 67	- 50	dB
		THDR10	Main	1700Hz, + 3dBm		- 43	- 40	dB
	CCITT V.23	THDR11	Backward	420Hz, + 3dBm		- 58	- 50	dB
		THDR12	Main	420Hz, 0dBm		- 60	- 50	dB
		THDR13	Backward	1700Hz, 0dBm	_	- 90	- 50	dB

<sup>\*1</sup> GR = 20 log (VRFO/VAIN)

<sup>\*2</sup> Idle Channel Noise is defined with no weighted filter.

# 6. Filter Transfer Characteristics Low-band BPF

 $(V_{DD} = +5 V \pm 5\%, V_{SS} = -5 V \pm 5\%, T_a = 0 \sim 70^{\circ} C)$ 

		. 00	, 33		-, a -	
	G <sub>FL</sub> ,	508 Hz/406 Hz*	_	-44	-40	dB
	G <sub>FL₂</sub>	555 Hz/444 Hz		-60	-45	dB
	GFL <sub>3</sub>	898 Hz/718 Hz	- 1.5	0	+ 1.5	dB
	G <sub>FL₄</sub>	1,008 Hz/806 Hz	Ref	erred Ga	in O	dB
Relative Voltage Gain to GFL	GFL:	1,148 Hz/918 Hz	-1.5	0	+ 1.5	dB
	G <sub>FL6</sub>	1,352 Hz/1,082 Hz	- 1.5	0	+1.5	dB
	GFL,	1,508 Hz/1,206 Hz	-2	0	+1	dB
	G <sub>FL</sub> 8	1,805 Hz/1,444 Hz		-65	-45	dB
	GFL,	2400 Hz/1,920 Hz	_	-55	-50	dB
Group Delay Distortion	GDL	900 ~ 1,500 Hz/ 720 ~ 1,200 Hz	_	_	100/120	μS

<sup>\*</sup> Bell212A, V.22, V.22 bis/V.21

## High-band BPF

Parameter	Symbol	Condition	Min	Тур	Max	Unit		
	G <sub>FH</sub> 1	1,195 Hz/956 Hz*	T -	-55	-50	dB		
	G <sub>FH</sub> <sub>2</sub>	1,641 Hz/1,313 Hz	-	-55	-50	dB		
	G <sub>FH₃</sub>	2,055 Hz/1,644 Hz	- 1.5	0	+1.5	dB		
	G <sub>FH₄</sub>	2,195 Hz/1,756 Hz	Ref	erred Ga	ıın O	dB		
Relative Voltage Gain to GFH	G <sub>FH</sub> ,	2,398 Hz/1,918 Hz	- 1.5	0	+1.5	dB		
	G <sub>FH6</sub>	2,602 Hz/2,082 Hz	- 1.5	0	+ 1.5	dB		
	G <sub>FH₁</sub>	2,742 Hz/2,194 Hz	-1.2	0	+ 1.8	dB		
	G <sub>FH</sub> 8	3,211 Hz/2,569 Hz	_	-43	- 38	dB		
	G <sub>FH</sub> ,	3,398 Hz/2,718 Hz	-	-35	- 29	dB		
Group Delay Distortion	G <sub>DH</sub>	2,100~2,700 Hz/ 1,680~2,160 Hz						

<sup>\*</sup> Bell212A, V.22, V.22 bis/V.21

## Multi-purpose LPF

Parameter	Symbol	Cond	Min	Тур	Max	Unit	
	G <sub>FLF1</sub>	211 Hz		- 1	0	+ 1	dB
	GFLF <sub>2</sub>	305 Hz		Refe	dB		
Relative Voltage Gain to	G <sub>FLF</sub> ,	617 Hz	GT = 0	- 1	0	+ 1	dB
GLPF,	G <sub>FLF₄</sub>	898 Hz		1	- 50	- 40	ďВ
	GFLF,	1,695 Hz		1	- 50	- 46	dB
	G <sub>FHF1</sub>	211 Hz		<b>–</b> 1	0	+ 1	dB
Relative Volgate Gain to	G <sub>FHF₂</sub>	305 Hz		Refe	dB		
GLPF <sub>2</sub>	G <sub>FHF</sub> ,	2,477 Hz	GT = 1	- 1.5	0	+ 0.5	dB
	G <sub>FHF</sub> ₄	3,898 Hz		_	- 51	<b>– 46</b>	dB

## BPF for CCITT V.23

Parameter	Symbol	Condition	Min	Тур	Max	Unit
	G <sub>FB1</sub>	414 Hz	_	- 49	-44_	dB
	G <sub>FB2</sub>	602 Hz	_	-32_	- 27	dB
	G <sub>FB</sub> ,	789 Hz	- 1.5	0	+1.5	dB
Relative Voltage Gain to	G <sub>FB4</sub>	1,695 Hz	Refe	in 0	dB	
G <sub>FB₄</sub>	GFB,	2,602 Hz	-1.5	0	+ 1.5	dB
	G <sub>FB6</sub>	3,008 Hz	T -	- 15	-12	dB
	GFB <sub>7</sub>	3,398 Hz		- 36	- 32	dB

## 7. AGC Circuit and DA, AD Converters

Parameter Symbol Condition Min Typ Max Unit
---

## **AGC Amplifier**

Input Resistance	RAGCI		1	1	_	MΩ
Variable Voltage Gain Range	GAGC	-	-4	_	+43.8	dB
Voltage Gain Accuracy	GE	_	-0.4	+0.03 ~ -0.17	+0.4	dB
Output DC Offset Voltage	VOSAGC	_	-60 (-3)	_	+60 (+3)	mV (LSB)


## Transmit Digital to Analog Converter


Bits of Resolu	ution	BREST	-	-	8	_	bit
End-point Li	nearity	NLDA	_	_	0.36	0.5	%
Differential N	on-linearity	DNLDA	_		1/5	1/2	LSB
	Plus Full Scale	PFVDA		-	+2,481	_	mV
Full Scale	Minus Full Scale	NFVDA	-	-	-2,500	_	m∨
DC Offset Voltage		VOSDA	-	-10	-1.5	+10	mγ


## Receive Analog to Digital Converter


Bits of Resol	ution	BRESR	<del>-</del>		8	-	bit
End-point Li	nearity	NLAD	_		0.24	0.5	%
Differential N	on-linearity	DNLAD	_	-	1/5	1/2	LSB
	Plus Full Scale	PFV <sub>AD</sub>	-	-	+ 2,481	-	mV
Full Scale Minus Full Scale		NFV <sub>AD</sub>	-	-	-2,500	_	mV
DC Offset Voltage*		VOSAD	_	-1/2	_	+1/2	LSB

<sup>\*</sup> This specification does not include the DC offset voltage at the input of the AD converter.











Note) For CCITT V.21 mode, the passband of these BPFs is shifted down to 80% for the original.





## PIN DESCRIPTION

		Pin No						E.	ıncti	<u> </u>				
Pin Name	RS	GS	JS					Fu	IIICU	UII				
TD1~TD8	1~8	3 ~ 5, 51 ~ 55	2~9	Transmit signar 8 bit parallel to the DA conver TD8 is the MSI	vo's ter a	com	plen fall	nent ing e	data dge	inpo	ıt pi	ns. T	he da	ta is loaded to
				TD	8	7	6	5	4	3	2	1	Total Value	Nominal Output Voltage*
				Plus Full Scale	0	1	1	1	1	1	1	1	+127	+ 2480 5mV
				·									+126 ~ 1	
				Plus ©	0	0	0	0	0	0	0	0	0	0
				Minus ©	1	1	1	1	1	1	1	1	-1	-19 5mV
													-2 - 127	
				Minus Full Scale	Minus Full Scale 1 0 0 0 0 0 0 0 -128 -2500mV									- 2500mV
WRITE	9	6	10	of it	ut vo s po	oltag larity	e is c	defin	ed a	t AC	UT,	and	does	not care
Willing				This signal enables TD1 $\sim$ TD8 pins to write data into the DA converter. The digital input from TD1 $\sim$ TD8 is latched to the DA converter at the falling edge of WRITE signal, and then converted to analog signal. The analog output signal is renewed about 18 $\mu$ sec after the falling edge of WRITE signal. The cycle of this signal can be chosen from the range of 104 $\mu$ sec $\sim$ 143 $\mu$ sec (7 $\sim$ 9.6 kHz). It is desirable for the noise performance that the WRITE is synchronous to the MCK.										
мск	10	7	11	A 3.6864 MHz time base for t		-							his pir	n. This is the
START	11	8	12	is also used to AGC circuit. T ing demodulat These two ope	latel he ing d ratio	n the nput chip.	inpi data re pe	ut da a is s erfor	ata w uppl med	hich ied f at th	for rom	the a di Iling	ampli gital s edge	ignal process-
READ	12	9	13	This is a contro While this pin result of the A While this pin the result of the	is at D co is at	digit onver	tal 0 rsion digit	state is or al O	e, the utpu state	out t fro e, the	put m R out	bus D1 <sup>*</sup> tput	is acti ~ RD8 but is :D1 ~	vated and the 3 terminals.

	1	Pin No	<del></del> .			-								
Pin Name	RS	GS	JS								Func	tion		
RD1~RD8	13~ 20	10~ 13, 16~ 19	14~ 21	When termi with When termi the fa the g Nom The c	These are I/O terminals controlled by START and READ terminals. When READ is set at the digital 0 state, RD1 ~ RD8 become output terminals and the A/D conversion result is output from these pins with 8 bit parallel two's compliment format. Refer to Table 2. When READ is set at digital 1 state, RD1 ~ RD8 become input terminals. The data input to these pins is loaded into the registers at the falling edge of START signal. In this case, this data is used used as the gain setting data for AGC circuit.  Nominal absolute voltage gain of AGC circuit is described in Table 3.  The dynamic range of the AGC circuit is about 48 dB as shown in Table 3.  READ = Digital 0									
				RD,	RĐ,	RD.	AD,	RD,	RD,	AD,	AD,	Nominal Corresponding Voltage on the Input of AGC Circuit (AGCI)		
				0	1	1	1	1	1	1	1	+2,480 5 mV		
								5			~ 19 5 mV Step			
					0	0	0	0	0	0	Ŀ	+19 5 mV		
					0	0	0	0 0 0 0						
					1 1 1 1 1 1 1 1 1 -196 mV									
					_	_		<u> }</u>	_			~ 19.5 mV Step		
					1 0 0 0 0 0 0 0 -2,500 mV									
				REA	Table 2									
				RD,	AD.	RD,	RD,	RD₄	RD,	RD,	AD,	Nominal Absolute Voltage Gain of AGC Circuit (dB)		
			:	1	1	1	1	1	<b>「</b>	1	1	+43 8		
				1	1	1	,	1	1	١	0	+43.6		
								5				0 1875 dB Step		
				٥	0	0	0	0	0	1	0	-3.63		
					0	0	0	0	0	0	1	-3.81		
					0	0	0	0	0	0	0	-4.00		
											Tabl	<b>3</b>		
VDD2	21	20	22	circu	pow itry	er su RD1	ıpply ∼F	is ii	nterr to av	nally /oid	dete	nected to the digital output logic rioration of the noise performance. should be used.		
DG	22	22, 23	23, 24	Digit	al gr	ounc	d, O	V.						
AG	23	24	25	Anal	og g	jrour	id, 0	٧.						
AGCC	24	25	26	and	AG.	This	сар	acito	or is	nece		ld be connected between AGCC y to compensate for the DC offset iit.		


<b>-</b>	1	in No		Function						
Pin Name	RS	GS	JS		Function					
VR	26	29	28	The MSM6951B provides the voltage reference which is used for A/D and D/A convertions and the guard tone generator.  The reference voltage is stabilized for variations of temperature or supply voltages.  C2  Figure 6 (MSM6951BRS)  A bypass capacitor is required to decouple the VR and minimize noise. A capacitor with the value of 1 µF is recommended.						
AIN	27	30	29	Receive analog signal in +7.2 dBm (5 Vp-p).	Receive analog signal input pin. The maximum input level is about +7.2 dBm (5 Vp-p).					
DT, PT	28, 29	31, 32	30, 31	for AC loop test, DTN tone. For details, refe	These pins control the transmit and receive analog signal paths for AC loop test, DTMF tone, guard tone and call progress tone. For details, refer to Table 8. When the chip is used for the V. 21 or V. 23 modem, DT and PT should be in digital 1 state.					
AOUT	30	33	32	This is the transmit analog signal output terminal. The output resistance is about 10 $\Omega$ and the load resistance should be more 20 k $\Omega$ . The higher the road resistor is, the lower the power dissiporting MSM6951B.  When the full scale digital data is input to DA, the output voltage AOUT becomes as follows. The polarity of the output voltage and DC offset are not cared in this table.  Input Date to DA  Reference Voltage  Output Voltage (AOUT)  Plus Full Scale						
				Minus Full Scale +2 5 V -2 19 V						
				Table 4						

5: N		Pin No	•	Function									
Pin Name	RS	GS	JS	Function									
נד	31	35	33	LT is used to provide the local AC loop test function. When a digital 1 is input to LT, the transmit analog signal bypasses the transmit analog filter and is directly routed to the receive analog filter. At this time, the transmit analog signal must be on the same channel as the receiver. The passband of the receive analog filter is selected by LT and MODE as shown in Table 5.									
				LT MODE Receive Filter Passband AIN	AOUT								
				0 2000 ~ 2800 Hz 1600 ~ 2240 Hz 800 ~ 2800 Hz	d to AG (OV)								
				Table 5									
				* Bell 212A, CCITT V.22, V22 bis									
GT GT	33	36	35	DAO is the output of the digital to analog converter. Normally, this pin is connected to the XIN pin directly. As the output impedance is low and the minimum input impedance of XIN is 500 $\mathrm{K}\Omega$ , the transferred signal level from DAO to XIN can be adjusted by the external resistors. GT selects the frequency of the guard tone, which is a necessary function for this chip to be used internationally. At the same time, the passband of LPF is decided according to the guard tone frequency. LPF is useful also for DTMF or extra tone transmitting with its									
				GT Guard Tone Frequency LPF's Passband									
				GT   Guard Tone Frequency   LPF's Passband									
				1 1,800 Hz 0 ~ 2480 Hz									
				Table 6									
	LPF plays a role in rejecting harmonic components for original tone. In addition to this, the LPF can be also receiver as the band limiting filter during call properties.  GT is used to provide the receive and the transman CCITT V.21 or V.23 modem function. Refer to T												
XIN	34	38	36	XIN is the transmit analog signal input. As described in the paragraph for DAO, XIN is normally connected to DAO directly. The maximum input level is about +7.2 dBm (5 Vp-p).									

	_					_					
Pin Name		Pin No		Function							
Fill Name	RS	GS	JS					Julion			
SP	35	39	37	This pin controls the transmit and receive analog signal paths for V.23 and the other standards.  When the chip is used for the V.23 modem, SP should be in a digital 1 state.  For details, refer to Table 8.							
MODE	36	40	38	MODE determines the role of each BPF by controlling SWT and S as shown in the circuit configuration.  When a digital 0 is applied to this pin, the low channel BPF is assit to the transmitter and the high channel BPF is assigned to the receiver. This condition is called the "Originate mode". When a digit is input to MODE, the positions of BPFs are reversed and this is cas "Answer mode".  During the AC loop back test, the frequency band used for the test becomes the receiver's channel determined by MODE.							
				MODE	Mode	Tra	ansmit Band (	Hz)	Re	ceive Band (I	Hz)
					141000	•	V.21	V.23	•	V 21	V 23
				0	Originate	800 ~ 1600	640 ~ 1280	0 ~ 620	2000 - 2800	1600 ~ 2240	800 ~ 2800
				1	Answer	2000 ~ 2800	1600 ~ 2240	800 ~ 2800	800 ~ 1600	640 ~ 1280	0 ~ 620
				•	Bell 212A	, CCITT	V.22, \ <b>Tabl</b> €		•		
RFO	37	41	39	RFO is the analog signal output of the receive filter. This signal is to be connected to the AGC circuit through an external capacitor of 0.1 $\mu$ F. The load resistance should be more than 20 k $\Omega$ . The maximum voltage swing is about 5 Vp-p.							
AGCI	38	44	40	RFO th role of The inp	s the inpurough an the capaciout resistant 5 Vp-p.	external tor is the	capacit	or as sh et gener	own in ated in t	Figure 7 he receiv	. The e filter.
					AG			37 As		(MSM69	51BRS)

Die Nee	Pin No.			
Pin Name	RS GS		JS	Function
GR2, GR1	39, 40	45, 47	41, 42	The output guard tone level can be adjusted by using external resistors as shown in Figure 8.  Guard Tone Generator  GR2  R9  R8  Figure 8 (MSM6951BRS)  The approximate output tone level is determined by the following equation. $V_{AOUT} = 20 \cdot log \frac{R_8}{R_8 + R_9}$ [dBm]  In Bell's standard sets, the guard tone function is not used.
vss	41	48	43	Negative power supply, -5 V.
VDD1	42	21, 49	44	Positive power supply, +5 V.

#### MSM6951BRS CIRCUIT WIRING ILLUSTRATION



#### APPLICATION INFORMATION

1. Typical Master Clock (MCK) Frequency and WRITE, START, READ signals.




Figure 10 shows the typical design for the operating clock and control signals.

It is desirable a single one time base for the best noise performance of the modem system.

#### 2. Consideration for Transmit Signal Level Diagram

This condition difficult to be described due to the Aperture Effect\* depending on the sampling period and the peak factor in PSK (1200 bps) and QAM (2400 bps) modes. \*See Figure 12.

To simplify this, please see the model defined below.


Sampling period

; 8 kHz

Modem mode

; CCITT V.21, CH.1 (FSK, 1080 ± 100Hz)

Input data to TD1~TD8 ; ± Full scale Reference voltage (VR) ; + 2.50V



As a result the transmit signal (1080Hz) amplitude at AOUT becomes as follows.

$$+7.17 - 0.26 - 0.34 = +6.57 dBm$$

A: Aperture effect at 1080Hz

B: Loss of the DA converter

This is not a real world application, but rather a sample to clarify the concepts involved

Normally, the amplitude at AOUT may be around 0 dBm, this is particularly true for PSK or QAM modulation, since the modulated analog signal is a peak. It is important to factor its effects into the design of the output signal amplitude.





Figure 12 Aperture effect

#### 3 Originate Transmission Mode

The signal path in this mode is shown in Figure 13.

The low band signal must be transmitted and the high band signal must be received. MODE determines the positions of two BPFs by controlling SWT1, SWT2, SWR1 and SWR2. When MODE is in the digital 0 state, the low channel BPF is assigned to the transmitter and the high channel BPF is assigned to the receiver. Both DT and PT should be in the digital 1 state so that the guard tone function is disabled.




#### 4 Answer Transmission Mode

The signal path in this mode is shown in Figure 14.

The high band signal must be transmitted and the low band signal must be received. When MODE is in the digital 1 state, the high channel BPF is assigned to the transmitter and the low channel BPF is assigned to the receiver. In some applications, it is required that a guard tone be mixed with the high channel transmit signal in the answer mode. The control signals on DT, PT and GT determine the guard tone function. When DT and PT are in the digital 1 state, the guard tone function is disabled and only the high channel transmitter is enabled. When DT, PT and GT are in the digital 0 state, the guard tone, the frequency of which is 550 Hz, is mixed to the transmit signal.

When GT is changed to a digital 1 keeping DT and PT in the digital 0 state, another guard tone, 1800 Hz, is mixed with the transmit signal.


The original guard tone is filtered through the LPF and only its fundamental component is extracted and mixed with transmit signal. The cut-off frequency of LPF is about 620 Hz while GT is in the digital 0 state and becomes about 2480 Hz while GT is in the digital 1 state.



#### **5** Tone Transmit Mode

The signal path in this mode is shown in Figure 15.


The LPF put shown here has two cut-off frequencies (620 Hz/2480 Hz). This mode is useful for DTMF signaling and so forth. Refer to Table 8.



#### 6 Tone Receive Mode

The signal path in this mode is shown in Figure 16.

LPF shown here has two cut-off frequencies — 620 Hz and 2480 Hz. This mode is useful for call progress tone monitoring, such as dial tone. Refer to Table 9-1. In this mode, AOUT is connected to AG (0V) internally.



#### 7 AC Loop-back Test Mode


The signal path in this mode is shown in Figure 17.

The modem system has to receive its own transmit signal to check the modem operation.

In this mode, the transmit filter left out of the signal route and the channel used for AC Loop-back test is determined by the receiver's channel assigned by MODE. Refer to Table 8.

AOUT is connected to AG (OV) internally.

During AC Loop back test (LT = 1), the output of the D/A converter is connected to the forward signal route internally, and XIN is disconnected from the signal path.



#### 8 CCITT V.21 Transmission Mode

The chip provides the V.21 filtering function.

V.21 is the 300BPS full duplex modem standard and utilizes the different frequency bands from the other standards — Bell 212A, CCITT V.22, V.22 bis —. In V.21, 1080 Hz (Low band) and 1750 Hz (High band) are FSK carriers, and the required bandwidth is about 300 Hz.

To realize this filtering function, the clock frequency for on-chip BPFs is set at 80% of its original value when V.21 mode is selected.


Refer to Table 8.


#### 9 CCITT V.23 Transmission Mode

As another function, the chip provides the V.23 filtering function including the 75BPS backward channel filter.

The BPF for the main 1200 BPS channel is accomplised by combining second order filters which are originally designed for Bell 212A or CCITT V.22/V.22 bis. For the LPF for the optional 75BPS backward channel, multi-purpose LPF can be used because of applied with its narrow bandwidth.

The signal path in this mode is shown in Figure 18 and 19. Figure 18 shows the path for the main channel (1200 BPS) transmitting and the backward channel (75 BPS) receiving. Figure 19 shows the reverse case.





Vote		Note Bell 212A, V.22, V.22bis					Extra Tone/DTMF Tone Transmitting			Filtering for Call Progress Tone	r Call one		Bell 212A, V22, V.22bis			
	ž		Originate Answer Answer with Guard Tone				Extra Tone Trans					AC Loop- back				
	Gain*²	0dB	gp0	9po	9PO	gp0	9po	0dB	9PO	9PO	9PO	gp0	9PO	8PO	0dB	
Receiver	Pass Band*2	2000~2800Hz	800~1600Hz	800~1600Hz	800~1600Hz	2000~2800Hz	800~1600Hz	2000~2800Hz	800~1600Hz	0~ 620Hz	0~2480Hz	2000~2800Hz	2000~2800Hz	800~1600Hz	800~1600Hz	
	Guard Tone			550Hz	1800Hz											
Transmitter	Gain*1	0dB	0dB	9po	9PO	9PO	gp0	0dB	9P0							
Tran	Pass Band*1	800~1600Hz	2000~2800Hz	2000~2800Hz	2000~2800Hz	0~ 620Hz	0~ 620Hz	0~2480Hz	0~2480Hz	+3	O #	*3	e*	*3	#3	
	רב	0	0	0	0	•	0	0	0	0	0	1		1	1	
	SP	0	0	0	0	0	0	0	0	×	×	0	0	0	0	
Signal	GT	0	0	0	-	0	0	-	-	0	-	0	×	0	×	
Control Signal	MODE	0	1	1	-	0	1	0	-	×	×	0	0	1	-	
	ρŢ	1	ı	0	0	-	ı	-	-	0	0	-	0	1	0	
	DŢ	-	1	0	0	0	0	0	0	1	-	1	0	-	0	

Table 8-1 Various Operating Modes

<sup>\*</sup>¹ XIN → AOUT
\*² AIN → RFO
\*³ AOUT is connected to Ground.

Note		CCITT V.21					CCITT V.23 wth Backward Channel				
		Originate	Answer	AC Poor	back			AC Loop-			
i	Gain•2	<b>вр</b> о	8P0	<b>g</b> Po	gpo	<b>в</b> РО	вро	gpo	9PO		
Receiver	Pass Band*1	1600 ~ 2240Hz	640~1280Hz	1600~2240Hz	640~1280Hz	800~2800Hz	0 ~ 620Hz	800 - 2800Hz	0 ~ 620Hz		
	Guard Tone										
Transmitter	Gain*1	gp0	900			BP 0	8PO				
Tra	Pass Band-1	640~1280Hz	1600 ~ 2240Hz	e *	*3	0 ~ 620Hz	800 ~ 2800Hz	en *	ro *		
	LT	0	0	•	1	0	0	-	-		
	SP	0	0	0	0	1	1	1	-		
Control Signal	GT	1	-	-	1	1	1	1	-		
	MODE	0	-	0	1	0	-	0	1		
	PT	-	-	-	1	-	-	1	-		
	DT	1	-	-	-	-	-	1	-		

Table 8-2 Various Operating Modes