



MM54HC182/MM74HC182 Look-Ahead Carry Generator

General Description

The MM54HC182/MM74HC182 is a high speed LOOK-AHEAD CARRY GENERATOR utilize advanced silicon-gate CMOS technology. It has the low power consumption and high noise immunity of standard CMOS integrated circuits, along with the ability to drive 10 LS-TTL loads.

These circuits are capable of anticipating a carry across four binary adders or groups of adders. They are cascadable to perform full look-ahead across n-bit adders. Carry, generate, and propagate-carry, and propagate-carry functions are provided as shown in the pin designation table.


When used in conjunction with the HC181 arithmetic logic unit, these generators provide high-speed carry look-ahead capability for any word length. Each HC182 generates the look-ahead (anticipated carry) across a group of four ALU's and, in addition, other carry look-ahead circuits may be employed to anticipate carry across sections of four look-ahead packages up to n-bits. The method of cascading circuits to perform multi-level look-ahead is illustrated under typical application data.

Carry input and output of the ALU's are in their true form, and the carry propagate (P) and carry generate (G) are in negated form; therefore, the carry functions (inputs, outputs, generate, and propagate) of the look-ahead generators are implemented in the compatible forms for direct connection to the ALU. Reinterpretations of carry functions as explained on the HC181 data sheet are also applicable to and compatible with the look-ahead generator.

Features

- TTL pinout compatible
- Typical propagation delay: 18 ns (clock to Q)
- Wide operating supply voltage range: 2–6V
- Low input current: 1 μ A maximum
- Low quiescent supply current: 80 μ A maximum (74HC Series)
- Fanout of 10 LS-TTL loads

Connection Diagram



TL/F/5321-1

Order Number MM54HC182* or MM74HC182*

*Please look into Section 8, Appendix D for availability of various package types.

Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC})	-0.5 to +7.0V
DC Input Voltage (V_{IN})	-1.5 to $V_{CC} + 1.5V$
DC Output Voltage (V_{OUT})	-0.5 to $V_{CC} + 0.5V$
Clamp Diode Current (I_{IK}, I_{OK})	± 20 mA
DC Output Current, per pin (I_{OUT})	± 25 mA
DC V_{CC} or GND Current, per pin (I_{CC})	± 50 mA
Storage Temperature Range (T_{STG})	-65°C to +150°C
Power Dissipation (P_D)	
(Note 3)	600 mW
S.O. Package only	500 mW
Lead Temperature	
(T_L) (Soldering 10 seconds)	260°C

Operating Conditions

	Min	Max	Units
Supply Voltage (V_{CC})	2	6	V
DC Input or Output Voltage (V_{IN}, V_{OUT})	0	V_{CC}	V
Operating Temp. Range (T_A)			
MM74HC	-40	+85	°C
MM54HC	-55	+125	°C
Input Rise or Fall Times (t_r, t_f)			
$V_{CC} = 2.0V$		1000	ns
$V_{CC} = 4.5V$		500	ns
$V_{CC} = 6.0V$		400	ns

DC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	V_{CC}	$T_A = 25^\circ C$			74HC $T_A = -40$ to $85^\circ C$		54HC $T_A = -55$ to $125^\circ C$		Units
				Typ		Guaranteed Limits					
V_{IH}	Minimum High Level Input Voltage		2.0V		1.5	1.5	1.5	1.5	V		
			4.5V		3.15	3.15	3.15	V			
			6.0V		4.2	4.2	4.2	V			
V_{IL}	Maximum Low Level Input Voltage**		2.0V		0.5	0.5	0.5	V			
			4.5V		1.35	1.35	1.35	V			
			6.0V		1.8	1.8	1.8	V			
V_{OH}	Minimum High Level Output Voltage	$V_{IN} = V_{IH}$ or V_{IL} $ I_{OUT} \leq 20 \mu A$	2.0V	2.0	1.9	1.9	1.9	V			
			4.5V	4.5	4.4	4.4	4.4	V			
			6.0V	6.0	5.9	5.9	5.9	V			
		$V_{IN} = V_{IH}$ or V_{IL} $ I_{OUT} \leq 4.0$ mA $ I_{OUT} \leq 5.2$ mA	4.5V	4.2	3.98	3.84	3.7	V			
			6.0V	5.7	5.48	5.34	5.2	V			
V_{OL}	Maximum Low Level Output Voltage	$V_{IN} = V_{IH}$ or V_{IL} $ I_{OUT} \leq 20 \mu A$	2.0V	0	0.1	0.1	0.1	V			
			4.5V	0	0.1	0.1	0.1	V			
			6.0V	0	0.1	0.1	0.1	V			
		$V_{IN} = V_{IH}$ or V_{IL} $ I_{OUT} \leq 4.0$ mA $ I_{OUT} \leq 5.2$ mA	4.5V	0.2	0.26	0.33	0.4	V			
			6.0V	0.2	0.26	0.33	0.4	V			
I_{IN}	Maximum Input Current	$V_{IN} = V_{CC}$ or GND	6.0V		± 0.1	± 1.0	± 1.0	μA			
I_{CC}	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0 \mu A$	6.0V		8.0	80	160	μA			

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: -12 mW/°C from 65°C to 85°C; ceramic "J" package: -12 mW/°C from 100°C to 125°C.

Note 4: For a power supply of 5V $\pm 10\%$ the worst case output voltages (V_{OH} , and V_{OL}) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V_{IH} and V_{IL} occur at $V_{CC} = 5.5V$ and 4.5V respectively. (The V_{IH} value at 5.5V is 3.85V.) The worst case leakage current (I_{IN} , I_{CC} , and I_{OZ}) occur for CMOS at the higher voltage and so the 6.0V values should be used.

** V_{IL} limits are currently tested at 20% of V_{CC} . The above V_{IL} specification (30% of V_{CC}) will be implemented no later than Q1, CY'89.

AC Electrical Characteristics $V_{CC} = 5V, T_A = 25^\circ C, C_L = 15$ pF, $t_r = t_f = 6$ ns

Symbol	Parameter	Conditions	Typ	Guaranteed Limit	Units
t_{PHL}, t_{PLH}	Maximum Propagation Delay - Pn to P		16	24	ns
t_{PHL}, t_{PLH}	Maximum Propagation Delay - Cn to any output		18	27	ns
t_{PHL}, t_{PLH}	Maximum Propagation Delay - Pn or Gn to any output		23	35	ns

AC Electrical Characteristics $V_{CC}=2.0V$ to $6.0V$, $C_L=50$ pF, $t_r=t_f=6$ ns (unless otherwise specified)

Symbol	Parameter	Conditions	V_{CC}	$T_A=25^\circ C$		74HC $T_A=-40$ to $85^\circ C$		54HC $T_A=-55$ to $125^\circ C$		Units
				Typ		Guaranteed Limits				
t_{PHL}, t_{PLH}	Maximum Propagation Delay Pn to P		2.0V	45	112	140	162	ns		
			4.5V	18	28	35	40	ns		
			6.0V	15	22	27	32	ns		
t_{PHL}, t_{PLH}	Maximum Propagation Delay Cn to any output		2.0V	50	125	156	182	ns		
			4.5V	20	30	37	44	ns		
			6.0V	16	24	30	35	ns		
t_{PHL}, t_{PLH}	Maximum Propagation Delay Pn or Gn to any output		2.0V	62	155	194	225	ns		
			4.5V	25	37	46	54	ns		
			6.0V	22	33	42	48	ns		
t_{TLH}, t_{THL}	Maximum Output Rise and Fall Time		2.0V	25	75	95	110	ns		
			4.5V	7	15	19	22	ns		
			6.0V	6	13	16	19	ns		
C_{PD}	Power Dissipation Capacitance			150				pF		
C_{IN}	Maximum Input Capacitance			5	10	10	10	pF		

Note 5: C_{PD} determines the no load dynamic power consumption, $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$, and the no load dynamic current consumption, $I_S = C_{PD} V_{CC} f + I_{CC}$.

Logic Equations

$$C_{n+x} = G0 + P0 C_n$$

$$C_{n+y} = G1 + P1 G0 + P1 P0 C_n$$

$$C_{n+z} = G2 + P2 G1 + P2 P1 P0 C_n$$

$$\bar{G} = \bar{G3} + P3 \bar{G2} + P3 P2 \bar{G1} + P3 P2 P1 \bar{G0}$$

$$P = P3 P2 P1 P0$$

$$\bar{C}_{n+x} = \bar{Y0} (X0 + C_n)$$

$$\bar{C}_{n+y} = \bar{Y1} [X1 + Y0 (X0 + C_n)]$$

$$\text{or } \bar{C}_{n+z} = \bar{Y2} [X2 + Y1 [X1 + Y0 (X0 + C_n)]]$$

$$Y = Y3 (X3 + Y2) (X3 + X2 + Y1) (X3 + X2 + X1 + Y0)$$

$$X = X3 + X2 + X1 + X0$$

FUNCTION TABLE FOR \bar{G} OUTPUT

INPUTS							OUTPUT
$\bar{G}3$	$\bar{G}2$	$\bar{G}1$	$\bar{G}0$	$\bar{P}3$	$\bar{P}2$	$\bar{P}1$	\bar{G}
L	X	X	X	X	X	X	L
X	L	X	X	L	X	X	L
X	X	L	X	L	L	X	L
X	X	X	L	L	L	L	L
All other combinations							H

FUNCTION TABLE
FOR \bar{P} OUTPUT

INPUTS				OUTPUT
$\bar{P}3$	$\bar{P}2$	$\bar{P}1$	$\bar{P}0$	\bar{P}
L	L	L	L	L
All other combinations				H

FUNCTION TABLE
FOR C_{n+x} OUTPUT

INPUTS			OUTPUT
$\bar{G}0$	$\bar{P}0$	C_n	C_{n+x}
L	X	X	H
X	L	H	H
All other combinations			L

FUNCTION TABLE FOR C_{n+z} OUTPUT

INPUTS							OUTPUT
$\bar{G}2$	$\bar{G}1$	$\bar{G}0$	$\bar{P}2$	$\bar{P}1$	$\bar{P}0$	C_n	C_{n+z}
L	X	X	X	X	X	X	H
X	L	X	L	X	X	X	H
X	X	L	L	L	X	X	H
X	X	X	L	L	L	H	H
All other combinations							L


FUNCTION TABLE
FOR C_{n+y} OUTPUT

INPUTS				OUTPUT	
$\bar{G}1$	$\bar{G}0$	$\bar{P}1$	$\bar{P}0$	C_n	C_{n+y}
L	X	X	X	X	H
X	L	L	X	X	H
X	X	L	L	H	H
All other combinations					L

H=high level L=low level X=irrelevant

Any inputs not shown in a given table are irrelevant with respect to that output.


Logic Diagram



TL/F/5321-2

Typical Application

64-BIT ALU, FULL-CARRY LOOK AHEAD IN THREE LEVELS



A and B inputs, and F outputs of 181 are not shown.

TL/F/5321-3