

**4M x 32 3.3V IC DRAM Card**
**Features**

- Industry Standard 88Pin IC DRAM Card
- Performance:

		-70
$t_{RAC}$	$\overline{RAS}$ Access Time	70ns
$t_{CAC}$	$\overline{CAS}$ Access Time	24ns
$t_{AA}$	Access Time From Address	40ns
$t_{RC}$	Cycle Time	130ns
$t_{PC}$	Fast Page Mode Cycle Time	45ns



- Industry Standard DRAM functions & timings
- High Performance CMOS process

- Single 3.3V,  $\pm 0.3V$  Power Supply
- All inputs buffered except  $\overline{RAS}$  and DATA inputs
- Multiple  $\overline{RAS}$  inputs for x16 or x32 selectability
- 11/10 Addressing (Row/Column)
- Optional Fast Page Mode access cycle
- Refresh Modes:  $\overline{RAS}$ -Only,  $\overline{CAS}$  before  $\overline{RAS}$  and BBU (Battery Backup)
- 2048refresh cycles distributed across 256ms
- Polarized Connector

**Description**

The IBM11J4320HN is a 16MB industry standard 88-pin IC DRAM card. It is organized as a 4M x 32 high speed memory array. It is built using 8- 2Mx8 devices and is compatible to the JEDEC/PCM-CIA/JEIDA 88-pin standard. Improved system performance is provided by the on-card buffering of selected input signals. The specified timings include all buffer, net and skew delays, which allow the system designer to work with a simpler interface. The DQ and  $\overline{RAS}$  signals are not buffered, which preserves the access specification of 70ns. Multiple  $\overline{RAS}$  inputs are used to conserve power by allowing individual bank selection. In the x32 configuration

the memory may be utilized as two banks, each having four unique bytes. The x16 configuration may be utilized as four banks each having two unique bytes. Only one bank is activated by each  $\overline{RAS}$ , leaving the other banks in standby mode, thus saving power. All IBM IC DRAM cards are packaged in a rugged metal case for maximum device protection in portable applications. **Caution must be used to prevent insertion into a 5.0V application.**

**Card Outline**


## 4M x 32 3.3V IC DRAM Card

## Pin Description


$\overline{\text{RAS0}} - \overline{\text{RAS3}}$	Row Address Strobe
$\overline{\text{CAS0}} - \overline{\text{CAS3}}$	Column Address Strobe
$\overline{\text{WE}}$	Read/write Input
A0 - A10	Address Inputs
DQ0-7, 9-16, 18-25, 27-34	Data Input/output
V <sub>CC</sub>	Power (+3.3V)
V <sub>SS</sub>	Ground
NC	No Connect
PD1 - PD8	Presence Detects

## Pinout

Pin#	Name	Pin#	Name	Pin#	Name	Pin#	Name
1	V <sub>SS</sub>	23	$\overline{\text{CAS0}}$	45	V <sub>SS</sub>	67	V <sub>SS</sub>
2	DQ0	24	$\overline{\text{CAS1}}$	46	DQ18	68	$\overline{\text{CAS3}}$
3	DQ1	25	V <sub>CC</sub>	47	DQ19	69	NC
4	DQ2	26	$\overline{\text{RAS2}}$	48	DQ20	70	$\overline{\text{WE}}$
5	DQ3	27	NC	49	DQ21	71	PD1
6	DQ4	28	PD2	50	DQ22	72	PD3
7	DQ5	29	PD4	51	DQ23	73	V <sub>SS</sub>
8	DQ6	30	PD6	52	DQ24	74	PD5
9	NC	31	NC	53	DQ25	75	PD7
10	DQ7	32	NC	54	NC	76	PD8
11	V <sub>CC</sub>	33	NC	55	NC	77	NC
12	NC	34	DQ9	56	V <sub>SS</sub>	78	NC
13	A0	35	V <sub>CC</sub>	57	A1	79	NC
14	A2	36	DQ10	58	A3	80	DQ27
15	NC	37	NC	59	A5	81	DQ28
16	A4	38	DQ11	60	A7	82	DQ29
17	V <sub>CC</sub>	39	DQ12	61	A9	83	DQ30
18	A6	40	DQ13	62	NC	84	DQ31
19	A8	41	DQ14	63	V <sub>SS</sub>	85	DQ32
20	A10	42	DQ15	64	NC	86	DQ33
21	NC	43	DQ16	65	NC	87	DQ34
22	$\overline{\text{RAS0}}$	44	V <sub>SS</sub>	66	$\overline{\text{CAS2}}$	88	V <sub>SS</sub>

## Ordering Information

Part Number	Organization	Speed	Notes
IBM11J4320HNA-70	4M x 32	70ns	For 80ns applications use this 70ns Part Number. Be aware if the application makes use of PD's, PD6 & PD7 are different from the 70ns version.

**Block Diagram**


## 4M x 32 3.3V IC DRAM Card

## Truth Table

Function	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{WE}}$	Row Address	Column Address	All DQ bits
Standby	H	X	X	X	X	High Impedance
Read	L	L	H	Row	Col	Valid Data Out
Early-Write	L	L	L	Row	Col	Valid Data In
Fast Page Mode - Read: 1st Cycle	L	H→L	H	Row	Col	Valid Data Out
Subsequent Cycles	L	H→L	H	N/A	Col	Valid Data Out
Fast Page Mode - Write: 1st Cycle	L	H→L	L	Row	Col	Valid Data In
Subsequent Cycles	L	H→L	L	N/A	Col	Valid Data In
$\overline{\text{RAS}}$ -Only Refresh	L	H	X	Row	N/A	High Impedance
$\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh	H→L	L	H	X	X	High Impedance

## Presence Detect

Pin	-70
PD1 (PD1 - PD4: Addressing/Dram Type) NC= OPEN, $V_{SS}$ = GND	NC
PD2	NC
PD3	$V_{SS}$
PD4	$V_{SS}$
PD5 ( Number of Banks/Organization)	$V_{SS}$
PD6 ( Speed)	$V_{SS}$
PD7	NC
PD8 (Refresh Type)	NC
1. NC= OPEN, $V_{SS}$ = GND	

**Absolute Maximum Ratings**

Symbol	Parameter	Rating	Units	Notes
$V_{CC}$	Power Supply Voltage	-0.5 to +4.1	V	1
$V_{IN}$	Input Voltage ( $\overline{RAS}$ & DATA)	-0.5 to +4.1	V	1
	Input Voltage (Redriven Signals)	-0.5 to $V_{CC} + 0.5$	V	1
$V_{OUT}$	Output Voltage	-0.5 to +4.1	V	1
$T_{OPR}$	Operating Temperature	0 to +55	°C	1
$T_{STG}$	Storage Temperature	-40 to +85	°C	1
$P_D$	Power Dissipation	2.88	W	1, 2
$I_{OUT}$	Short Circuit Output Current	50	mA	1

1. Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and device functional operation at or above the conditions indicated is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Maximum power occurs when all banks are active.

**Recommended DC Operating Conditions** ( $T_A = 0$  to  $55^\circ\text{C}$ )

Symbol	Parameter	Min	Typ	Max	Units	Notes
$V_{CC}$	Supply Voltage	3.0	3.3	3.6	V	1
$V_{IH}$	Input High Voltage ( $\overline{RAS}$ & DATA)	2.0	—	$V_{CC}+0.3$	V	1
	Input High Voltage (Redriven Signals)	2.0	—	$V_{CC}$	V	1
$V_{IL}$	Input Low Voltage ( $\overline{RAS}$ & DATA)	-0.3	—	0.8	V	1
	Input Low Voltage (Redriven Signals)	0.0	—	0.8	V	1

1. All voltages referenced to  $V_{SS}$ .

**Capacitance** ( $T_A = 0$  to  $+55^\circ\text{C}$ ,  $V_{CC} = 3.3 \pm 0.3\text{V}$ )

Symbol	Parameter	Max	Units	Notes
$C_{I1}$	Input Capacitance (A0-A9)	15	pF	
$C_{I2}$	Input Capacitance ( $\overline{RAS}$ )	35	pF	
$C_{I3}$	Input Capacitance ( $\overline{CAS}$ )	15	pF	
$C_{I4}$	Input Capacitance ( $\overline{WE}$ )	20	pF	
$C_{I/O}$	Output Capacitance (DQ0-DQ34)	30	pF	

## 4M x 32 3.3V IC DRAM Card

DC Electrical Characteristics (T<sub>A</sub> = 0 to +55°C, V<sub>CC</sub> = 3.3±0.3V)

Symbol	Parameter	Min	Max	Units	Notes	
I <sub>CC1</sub>	Operating Current Average Power Supply Operating Current (RAS, CAS, Address Cycling: t <sub>RC</sub> = t <sub>RC min</sub> )	-70	—	400	mA	
I <sub>CC2</sub>	Standby Current (TTL) Power Supply Standby Current (RAS = CAS ≥ V <sub>IH</sub> )	—	—	16	mA	1, 3
I <sub>CC3</sub>	RAS Only Refresh Current Average Power Supply Current, RAS Only Mode (RAS Cycling, CAS ≥ V <sub>IH</sub> ; t <sub>RC</sub> = t <sub>RC min</sub> )	-70	—	400	mA	
I <sub>CC4</sub>	Fast Page Mode Current Average Power Supply Current, Fast Page Mode (RAS = V <sub>IL</sub> , CAS, Address Cycling: t <sub>PC</sub> = t <sub>PC min</sub> )	-70	—	260	mA	1, 2, 3
I <sub>CC5</sub>	Standby Current (CMOS) Power Supply Standby Current (RAS = CAS = V <sub>CC</sub> - 0.2V)	—	—	1.6	mA	
I <sub>CC6</sub>	CAS Before RAS Refresh Current Average Power Supply Current, CAS Before RAS Mode (RAS, CAS, Cycling: t <sub>RC</sub> = t <sub>RC min</sub> )	-70	—	400	mA	
I <sub>CC7</sub>	Battery Backup Refresh Current Average Power Supply Current during Battery Backup refresh (CAS ≤ V <sub>IL</sub> , WE ≥ V <sub>IH</sub> , t <sub>RAS</sub> ≤ 1μSec, t <sub>RC</sub> = 125μSec)	—	—	2.4	mA	1, 2
I <sub>I(L)</sub>	Input Leakage Current Input Leakage Current, any input (0.0 ≤ V <sub>IN</sub> ≤ (V <sub>CC</sub> - 6.0V)) All Other Pins Not Under Test = 0V	RAS	-20	+20	μA	
		CAS, ADD	-10	+10		
		WE	-20	+20		
I <sub>O(L)</sub>	Output Leakage Current (D <sub>OUT</sub> is disabled, 0.0 ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	-20	—	+20	μA	
V <sub>OH</sub>	Output High Level Output "H" Level Voltage (I <sub>OUT</sub> = -2mA @ 2.4V)	2.4	—	—	V	
V <sub>OL</sub>	Output Low Level Output "L" Level Voltage (I <sub>OUT</sub> = +2mA @ 0.4V)	—	—	0.4	V	4
<ol style="list-style-type: none"> <li>I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> depend on cycle rate.</li> <li>I<sub>CC1</sub>, I<sub>CC4</sub> depend on output loading. Specified values are obtained with the output open.</li> <li>Address can be changed once or less while RAS = V<sub>IL</sub>. In the case of I<sub>CC4</sub>, it can be changed once or less when CAS = V<sub>IH</sub>.</li> <li>Refresh current is specified for the X32 configuration using One Bank</li> </ol>						

**AC Characteristics** ( $T_A = 0$  to  $+55^\circ\text{C}$ ,  $V_{CC} = 3.3 \pm 0.3\text{V}$ )

- $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- An initial pause of 200 $\mu\text{s}$  is required after power-up followed by 8  $\overline{\text{RAS}}$  only refresh cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles instead of 8  $\overline{\text{RAS}}$  only refresh cycles is required.
- The specified timings include buffer, loading and skew delays: 1ns minimum, 4ns ( $\overline{\text{CAS}}$ ,  $\overline{\text{WE}}$ ) or 5ns (Address) maximum delay, no pulse shrinkage. The data and  $\overline{\text{RAS}}$  signals are not buffered, which preserves the DRAMs access specifications of 70ns
- AC measurements assume  $t_T = 5\text{ns}$ .

**Read, Write, and Refresh Cycles** (Common Parameters)

Symbol	Parameter	-70		Units	Notes
		Min	Max		
$t_{RC}$	Random Read or Write Cycle Time	130	—	ns	
$t_{RP}$	$\overline{\text{RAS}}$ Precharge Time	50	—	ns	
$t_{CP}$	$\overline{\text{CAS}}$ Precharge Time	10	—	ns	
$t_{RAS}$	$\overline{\text{RAS}}$ Pulse Width	70	10K	ns	
$t_{CAS}$	$\overline{\text{CAS}}$ Pulse Width	21	—	ns	2
$t_{ASR}$	Row Address Setup Time	11	—	ns	
$t_{RAH}$	Row Address Hold Time	8	—	ns	
$t_{ASC}$	Column Address Setup Time	3	—	ns	
$t_{CAH}$	Column Address Hold Time	17	—	ns	
$t_{RCD}$	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	18	42	ns	2
$t_{RAD}$	$\overline{\text{RAS}}$ to Column Address Delay Time	13	24	ns	3
$t_{RSH}$	$\overline{\text{RAS}}$ Hold Time	30	—	ns	
$t_{CSH}$	$\overline{\text{CAS}}$ Hold Time	70	—	ns	
$t_{CRP}$	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	15	—	ns	
$t_{DZC}$	$\overline{\text{CAS}}$ Delay Time from $D_{IN}$	0	—	ns	
$t_{AR}$	Column Address Hold Time Referenced to $\overline{\text{RAS}}$	—	—	ns	4
$t_T$	Transition Time (Rise and Fall)	3	50	ns	

- The minimum  $t_{CAS}$  requires  $t_{CSH}$  to be met for both writes and reads. Also, because of the buffer, the minimum  $t_{CAS}$  for a read cycle must be extended to guarantee the data out window ( $t_{OH}$ ) in the application. For example, a  $t_{CAS}$  of 21ns plus a minimum  $t_{OH}$  of 2ns would result in turning data out of the card at 23ns (7ns before max  $t_{CAC}$  of 30ns).
- Operation within the  $t_{RCD}(\text{max})$  limit ensures that  $t_{RAC}(\text{max})$  can be met.  $t_{RCD}(\text{max})$  is specified as a reference point only: if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max})$  limit, then access time is controlled by  $t_{CAC}$ .
- Operation within the  $t_{RAD}(\text{max})$  limit ensures that  $t_{RAC}(\text{max})$  can be met.  $t_{RAD}(\text{max})$  is specified as a reference point only: If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max})$  limit, then access time is controlled by  $t_{AA}$ .
- This timing parameter is not applicable to this product, but may apply to a related product in this family.

## 4M x 32 3.3V IC DRAM Card

## Write Cycle

Symbol	Parameter	-70		Units	Notes
		Min	Max		
$t_{WCS}$	Write Command Set Up Time	0	—	ns	
$t_{WCH}$	Write Command Hold Time	15	—	ns	
$t_{WP}$	Write Command Pulse Width	15	—	ns	
$t_{RWL}$	Write Command to $\overline{RAS}$ Lead Time	—	—	ns	1
$t_{CWL}$	Write Command to $\overline{CAS}$ Lead Time	—	—	ns	1
$t_{WCR}$	Write Command Hold Time Referenced to $\overline{RAS}$	—	—	ns	1
$t_{DHR}$	Data Hold Time Referenced to $\overline{RAS}$	—	—	ns	1
$t_{DS}$	$D_{IN}$ Setup Time	0	—	ns	
$t_{DH}$	$D_{IN}$ Hold Time	25	—	ns	

1. This timing parameter is not applicable to this product, but may be applicable to a related product in this family.

## Read Cycle

Symbol	Parameter	-70		Units	Notes
		Min	Max		
$t_{RAC}$	Access Time from $\overline{RAS}$	—	70	ns	1, 2
$t_{CAC}$	Access Time from $\overline{CAS}$	—	24	ns	1, 2
$t_{AA}$	Access Time from Address	—	40	ns	1, 2
$t_{RCS}$	Read Command Setup Time	0	—	ns	
$t_{RCH}$	Read Command Hold Time to $\overline{CAS}$	0	—	ns	3
$t_{RRH}$	Read Command Hold Time to $\overline{RAS}$	0	—	ns	3
$t_{RAL}$	Column Address to $\overline{RAS}$ Lead Time	40	—	ns	
$t_{CAL}$	Column Address to $\overline{CAS}$ Lead Time	—	—	ns	4
$t_{CLZ}$	$\overline{CAS}$ to Output in Low-Z	1	—	ns	
$t_{OH}$	Output Data Hold Time	1	—	ns	
$t_{CDD}$	$\overline{CAS}$ to $D_{IN}$ Delay Time	24	—	ns	
$t_{OFF}$	Output Buffer Turn-off Delay	1	24	ns	5

1. Access time is determined by the later of  $t_{RAC}$ ,  $t_{CAC}$ ,  $t_{AA}$  or  $t_{CPA}$ .  
2. Measured with two TTL loads and 100pF.  
3. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.  
4. This timing parameter is not applicable to this product, but may be applicable to a related product in this family.  
5.  $t_{OFF}$  (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

### Fast Page Mode Cycle

Symbol	Parameter	-70		Units	Notes
		Min	Max		
$t_{PC}$	Fast Page Mode Cycle Time	45	—	ns	
$t_{RASP}$	Fast Page Mode $\overline{RAS}$ Pulse Width	70	10K	ns	
$t_{CPRH}$	$\overline{RAS}$ Hold Time from $\overline{CAS}$ Precharge	44	—	ns	
$t_{CPA}$	Access Time from $\overline{CAS}$ Precharge	—	44	ns	1, 2

1. Access time is determined by the latter of  $t_{RAC}$ ,  $t_{CAC}$ ,  $t_{CPA}$ ,  $t_{AA}$ .  
 2. Access time assumes a load of 100pf.


### Refresh Cycle

Symbol	Parameter	-70		Units	Notes
		Min	Max		
$t_{CHR}$	$\overline{CAS}$ Hold Time ( $\overline{CAS}$ before $\overline{RAS}$ Refresh Cycle)	9	—	ns	
$t_{CSR}$	$\overline{CAS}$ Setup Time ( $\overline{CAS}$ before $\overline{RAS}$ Refresh Cycle)	14	—	ns	
$t_{WRP}$	$\overline{WE}$ Setup Time ( $\overline{CAS}$ before $\overline{RAS}$ Refresh Cycle)	15	—	ns	
$t_{WRH}$	$\overline{WE}$ Hold Time ( $\overline{CAS}$ before $\overline{RAS}$ Refresh Cycle)	9	—	ns	
$t_{RPC}$	$\overline{RAS}$ Precharge to $\overline{CAS}$ Hold Time	9	—	ns	
$t_{REF}$	Refresh Period	—	256	ms	1

1. 2048 refreshes are required every 256ms.


4M x 32 3.3V IC DRAM Card

Read







Fast Page Mode Read Cycle



### Fast Page Mode Write Cycle




**RAS Only Refresh Cycle**




Note:  $\overline{\text{WE}}$ ,  $D_{\text{IN}}$  are "H" or "L"

### $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle



Note: Addresses are "H" or "L"

Layout Drawing



**NOTE:** All dimensions are typical unless otherwise stated.  $\frac{\text{MILLIMETERS}}{\text{INCHES}}$