

**ADS7808**ADVANCE INFORMATION  
SUBJECT TO CHANGE

## 12-Bit 10 $\mu$ s Serial CMOS Sampling ANALOG-to-DIGITAL CONVERTER

### FEATURES


- 100kHz SAMPLING RATE
- 72dB SINAD WITH 45kHz INPUT
- $\pm 1/2$  LSB INL AND DNL
- SINGLE +5V SUPPLY OPERATION
- PIN-COMPATIBLE WITH 16-BIT ADS7809
- USES INTERNAL OR EXTERNAL REFERENCE
- COMPLETE WITH S/H, REF, CLOCK, ETC.
- SERIAL DATA w/INTERNAL OR EXTERNAL CLOCK
- 100mW MAX POWER DISSIPATION
- 20-PIN 0.3" PLASTIC DIP AND SOIC
- SIMPLE DSP INTERFACE

### DESCRIPTION

The ADS7808 is a complete 12-bit sampling A/D using state-of-the-art CMOS structures. It contains a 12-bit capacitor-based SAR A/D with S/H, reference, clock, and a serial data interface. Data can be output using the internal clock, or can be synchronized to an external data clock. The ADS7808 also provides an output synchronization pulse for ease of use with standard DSP processors.

The ADS7808 is specified at a 100kHz sampling rate, and guaranteed over the full temperature range. Laser-trimmed scaling resistors provide various input ranges including  $\pm 10V$  and  $0V$  to  $5V$ , while an innovative design operates from a single +5V supply, with power dissipation under 100mW.

The 20-pin ADS7808 is available in a plastic 0.3" DIP and in an SOIC, both fully specified for operation over the industrial  $-40^{\circ}C$  to  $+85^{\circ}C$  range. It is also available in die form.



# SPECIFICATIONS

## ELECTRICAL

T<sub>A</sub> = -40°C to +85°C, f<sub>s</sub> = 100kHz, V<sub>DIG</sub> = V<sub>ANA</sub> = +5V, using internal reference, unless otherwise specified.

PARAMETER	CONDITIONS	ADS7808AP/AU			ADS7808BP/BU			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>RESOLUTION</b>				12			*	Bits
<b>ANALOG INPUT</b> Voltage Ranges Impedance Capacitance				±10V, 0V to 5V, etc. (See Table I) See Table I				pF
<b>THROUGHPUT SPEED</b> Conversion Time Complete Cycle Throughput Rate Recovery to Rated Accuracy after Power Down	Acquire and Convert		7	8		*	*	μs μs kHz μs
<b>DC ACCURACY</b> Integral Linearity Error Differential Linearity Error No Missing Codes Transition Noise <sup>(2)</sup> Full Scale Error <sup>(3,4)</sup> Full Scale Error Drift Full Scale Error <sup>(3,4)</sup> Full Scale Error Drift Bipolar Zero Error <sup>(3)</sup> Bipolar Zero Error Drift Bipolar Ranges Unipolar Zero Error <sup>(3)</sup> Unipolar Zero Error Drift Unipolar Ranges Power Supply Sensitivity (V <sub>DIG</sub> = V <sub>ANA</sub> = V <sub>D</sub> )	Ext. 2.5000V Ref Ext. 2.5000V Ref Bipolar Ranges Bipolar Ranges Unipolar Ranges Unipolar Ranges +4.75V < V <sub>D</sub> < +5.25V		Guaranteed 0.1	±0.9 ±0.9 ±0.5 ±7 ±2 ±10 ±10 ±2		*	*	LSB <sup>(1)</sup> LSB LSB % ppm/°C LSB ppm/°C mV ppm/°C mV ppm/°C LSB
<b>AC ACCURACY</b> Spurious-Free Dynamic Range Total Harmonic Distortion Signal-to-(Noise+Distortion) Signal-to-Noise Full-Power Bandwidth <sup>(6)</sup>	f <sub>IN</sub> = 45kHz f <sub>IN</sub> = 45kHz f <sub>IN</sub> = 45kHz f <sub>IN</sub> = 45kHz	80 70 70		-80	*		*	dB <sup>(5)</sup> dB dB dB kHz
<b>SAMPLING DYNAMICS</b> Aperture Delay Aperture Jitter Transient Response Overshoot Recovery <sup>(7)</sup>	FS Step		40	Sufficient to meet AC specs 2			*	ns ns μs ns
<b>REFERENCE</b> Internal Reference Voltage Internal Reference Source Current (Must use external buffer) External Reference Voltage Range for Specified Linearity External Reference Current Drain	No Load  Ext. 2.5000V Ref	2.4  2.3	2.5 1	2.6  2.7 100	*	*	*	V μA V μA
<b>DIGITAL INPUTS</b> Logic Levels V <sub>IL</sub> V <sub>IH</sub> I <sub>IL</sub> I <sub>IH</sub>		-0.3 +2.0		+0.8 V <sub>D</sub> + 0.3V ±10 ±10	*		*	V V μA μA

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

# SPECIFICATIONS (CONT)

## ELECTRICAL


T<sub>A</sub> = -40°C to +85°C, f<sub>S</sub> = 100kHz, V<sub>DIG</sub> = V<sub>ANA</sub> = +5V, using internal reference, unless otherwise specified.

PARAMETER	CONDITIONS	ADS7808AP/AU			ADS7808BP/BU			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>DIGITAL OUTPUTS</b>								
Data Format		Serial 12-bits						
Data Coding		Selectable for Binary Two's Complement or Straight Binary						
Pipeline Delay		Conversion results only available after completed conversion.						
Data Clock		Selectable for internal or external data clock						
Internal (Output Only When Transmitting Data)	EXT/ $\overline{\text{INT}}$ LOW		1.3					MHz
External (Can Run Continually)	EXT/ $\overline{\text{INT}}$ HIGH	0.1		10	*		*	MHz
V <sub>OL</sub>	I <sub>SNK</sub> = 1.6mA			+0.4	*		*	V
V <sub>OH</sub>	I <sub>SOURCE</sub> = 500μA	+4			*		*	V
Leakage Current	High-Z State, V <sub>OUT</sub> = 0V to V <sub>DIG</sub>			±5			*	μA
Output Capacitance	High-Z State			15			15	pF
<b>POWER SUPPLIES</b>								
Specified Performance	Must be ≤ V <sub>ANA</sub>	+4.75	+5	+5.25	*	*	*	V
V <sub>DIG</sub>		+4.75	+5	+5.25	*	*	*	V
V <sub>ANA</sub>							*	mW
Power Dissipation	f <sub>S</sub> = 100kHz PWRD HIGH		50	100		*		μW
<b>TEMPERATURE RANGE</b>								
Specified Performance		-40		+85	*		*	°C
Derated Performance		-55		+125	*		*	°C

NOTES: (1) LSB means Least Significant Bit. For the ±10V input range, one LSB is 4.88mV. (2) Typical rms noise at worst case transitions and temperatures. (3) Adjustable to zero with external potentiometer. (4) For bipolar input ranges, full scale error is the worst case of -Full Scale or +Full Scale untrimmed deviation from ideal first and last code transitions, divided by the transition voltage (not divided by the full-scale range) and includes the effect of offset error. For unipolar input ranges, full scale error is the deviation of the last code transition divided by the transition voltage. It also includes the effect of offset error. (5) All specifications in dB are referred to a full-scale ±10V input. (6) Full-Power Bandwidth defined as Full-Scale input frequency at which Signal-to- (Noise + Distortion) degrades to 60dB. (7) Recovers to specified performance after 2 x FS input overvoltage.

## MECHANICAL


P Package — 20-Pin Plastic DIP



DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.980	1.020	24.89	25.91
B	.240	.280	6.10	7.11
C	—	.210	—	5.33
D	.014	.022	0.36	0.59
G	.100 BASIC		2.54 BASIC	
H	.040	.060	1.02	1.52
J	.008	.015	0.20	0.38
K	.115	.150	2.92	3.81
L	.280	.300	7.11	7.62
M	0°	10°	0°	10°
N	.000	.020	0.00	0.51

NOTE: Leads in true position within 0.01" (0.25mm) R at MMC at seating plane. Pin numbers shown for reference only.


**MECHANICAL**



**PIN ASSIGNMENTS**

PIN #	NAME	DESCRIPTION
1	R <sub>1IN</sub>	Analog Input. See Table I for input range connections.
2	AGND1	Analog Ground. Used internally as ground reference point. Minimal current flow.
3	R <sub>2IN</sub>	Analog Input. See Table I for input range connections.
4	R <sub>3IN</sub>	Analog Input. See Table I for input range connections.
5	CAP	Reference Compensation Capacitor. 2.2μF Tantalum to ground.
6	REF	Reference Input/Output. Outputs internal reference of 2.5V nominal. Can also be driven by external system reference. In both cases, connect to ground with a 2.2μF Tantalum capacitor.
7	AGND2	Analog Ground.
8	SB/BTC	Select Straight Binary or Binary Two's Complement data output format. If HIGH, data will be output in a Straight Binary format. If LOW, data will be output in a Binary Two's complement format.
9	EXT/INT	Select External or Internal Clock for transmitting data. If HIGH, data will be output synchronized to the clock input on DATACLK. If LOW, a convert command will initiate the transmission of the data from the previous conversion, along with 12 clock pulses output on DATACLK.
10	DGND	Digital Ground.
11	SYNC	Synch Output. If EXT/INT is HIGH, either a rising edge on R/C with CS LOW or a falling edge on CS with R/C HIGH will output a pulse on SYNC synchronized to the external DATACLK.
12	DATACLK	Either an input or an output depending on the EXT/INT level. Output data will be synchronized to this clock. If INT/EXT is LOW, DATACLK will transmit 12 pulses after each conversion, and then remain LOW between conversions.
13	DATA	Serial Data Output. Data will be synchronized to DATACLK, with the format determined by the level of SB/BTC. If EXT/INT is HIGH, data will be valid on the falling edge of DATACLK. In this external clock mode, after 12-bits of data, the ADS7808 will output the level input on TAG, delayed by 12 DATACLK clocks. If EXT/INT is LOW, data will be valid on both the rising and falling edges of DATACLK. Between conversions, DATA will stay at the level of the TAG input when the conversion was started.
14	TAG	Tag Input for use in external clock mode. If EXT/INT is HIGH, digital data input on TAG will be output on DATA with a delay of 12 DATACLK pulses.
15	R/C	Read/Convert Input. With CS LOW, a falling edge on R/C puts the internal sample/hold into the hold state and starts a conversion. When EXT/INT is LOW, this also initiates the transmission of the data results from the previous conversion. If EXT/INT is HIGH, a rising edge on R/C with CS LOW, or a falling edge on CS with R/C HIGH, transmits a pulse on SYNC for synchronization to processors, and initiates the transmission of data from the previous conversion.
16	CS	Chip Select. Is internally OR'ed with R/C so that whichever falls last starts the conversion cycle.
17	BUSY	Busy Output. Falls when a conversion is started, and remains LOW until the conversion is completed and the data is latched into the output shift register. CS or R/C must be HIGH when BUSY rises, or another conversion will start without time for signal acquisition.
18	PWRD	Power Down Input. If HIGH, conversions are inhibited and power consumption is significantly reduced. Results from the previous conversion are maintained in the output shift register, which can be read during the power down mode in the external clock mode (EXT/INT HIGH).
19	V <sub>ANA</sub>	Analog Supply Input. Nominally +5V. Connect directly to pin 20, and decouple to ground with 0.1μF ceramic and 10μF Tantalum capacitors.
20	V <sub>DIG</sub>	Digital Supply Input. Nominally +5V. Connect directly to pin 19. Must be ≤ V <sub>ANA</sub> .

**PIN CONFIGURATION**



SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
$t_1$	Convert Pulse Width	40			ns
$t_2$	$\overline{\text{BUSY}}$ Delay from $\overline{\text{R/C}}$ LOW			65	ns
$t_3$	$\overline{\text{BUSY}}$ LOW			8	$\mu\text{s}$
$t_4$	$\overline{\text{BUSY}}$ Delay after End of Conversion		220		ns
$t_5$	Aperture Delay		40		ns
$t_6$	Conversion Time		7	8	$\mu\text{s}$
$t_7$	Acquisition Time			2	$\mu\text{s}$
$t_8$	$\overline{\text{R/C}}$ LOW to DATACLK Delay		450		ns
$t_9$	DATACLK Period		440		ns
$t_{10}$	Data Valid to DATACLK HIGH Delay	20	75		ns
$t_{11}$	Data Valid after DATACLK LOW Delay	20	75		ns
$t_6 + t_7$	Throughput Time		9	10	$\mu\text{s}$

TABLE II. Conversion Timing.

ANALOG INPUT RANGE	CONNECT R1 <sub>IN</sub> VIA 100 $\Omega$ TO	CONNECT R2 <sub>IN</sub> VIA 100 $\Omega$ TO	CONNECT R3 <sub>IN</sub> VIA 50 $\Omega$ TO	IMPEDANCE
$\pm 10\text{V}$	$V_{IN}$	AGND	CAP	22.9k $\Omega$
0V to 5V	AGND	AGND	$V_{IN}$	10.0k $\Omega$
0V to 4V	$V_{IN}$	AGND	$V_{IN}$	10.7k $\Omega$
$\pm 5\text{V}$	AGND	$V_{IN}$	CAP	13.3k $\Omega$
0V to 10V	AGND	$V_{IN}$	AGND	13.3k $\Omega$

TABLE I. Input Range Connections.




FIGURE 1. Conversion Timing ( $\overline{\text{CS}}$  Tied LOW.)




FIGURE 2. Serial Data Timing Using Internal Clock. ( $\overline{\text{CS}}$ ,  $\overline{\text{EXT/INT}}$  and TAG Tied LOW.)