

# 8-Bit Dynamic-RAM Driver with Three-state Outputs

**SN54/74S730/-1**

**SN54/74S734/-1**

74S730  
74S734

## Features/Benefits



- Provides MOS voltage levels for 16K and 64K DRAMs
- Undershoot of low-going output is less than  $-0.5\text{ V}$
- Large capacitive drive capability
- Symmetric rise and fall times due to balanced output impedance
- Glitch-free outputs at power-up and power-down
- 20-pin SKINNYDIP® saves space
- 'S730/734 are exact replacement for the Am2965/66
- 'S730/734 are pin-compatible with 'S240/244, and can replace them in many applications
- 'S730-1/734-1 have a larger resistor in the output stage for better undershoot protection
- Commercial devices are specified at  $V_{CC} \pm 10\%$

## Description

The 'S730 and 'S734 are buffers that can drive multiple address and control lines of MOS dynamic RAMs. The 'S730 is an inverting driver, and the 'S734 is a non-inverting driver. The 'S730 is pin-compatible with the 'S240 and an exact replacement for the Am2965. The 'S734 is pin-compatible with the 'S244 and an exact replacement for the Am2966.

These devices have been designed with an additional internal resistor in the lower output driver transistor circuit, unlike regular 8-bit buffers. This resistor serves two purposes: it causes a slower fall time for a high-to-low transition, and it limits the undershoot without the use of an external series resistor.

## Logic Symbols



## Ordering Information

| PART<br>NUMBER | PKG    | TEMP | ENABLE | POLARITY       | POWER |
|----------------|--------|------|--------|----------------|-------|
| SN54S730/-1    | J,W,L  | Mil  | Low    | Invert         | S     |
| SN74S730/-1    | N,J,NL | Com  |        |                |       |
| SN54S734/-1    | J,W,L  | Mil  | Low    | Non-<br>Invert |       |
| SN74S734/-1    | N,J,NL | Com  |        |                |       |

The 'S730 and 'S734 have been designed to drive the highly-capacitive input lines of dynamic RAMs. The drivers provide a guaranteed  $V_{OH}$  of  $V_{CC} - 1.15\text{ V}$ , limit undershoot to  $0.5\text{ V}$ , and exhibit a rise time symmetrical to their fall time by having balanced outputs. These features enhance dynamic RAM performance.

For a better-controlled undershoot for lightly capacitive-loaded circuits the 'S730-1 and 'S734-1 provide a larger resistor in the lower output stage. Also an improved undershoot voltage of  $-0.3\text{ V}$  is provided in the 'S730-1 and 'S734-1.

A typical fully-loaded-board dynamic-RAM array consists of four banks of dynamic-RAM memory. Each bank has its own  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$ , but has identical address lines. The  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  inputs to the array can come from one driver, reducing the skew between the  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  signals. Also, only one driver is needed to drive eight address lines of a dynamic RAM. The propagation delays are specified for  $50\text{ pF}$  and  $500\text{ pF}$  load capacitances, and the commercial-range specifications are extended to  $V_{CC} \pm 10\%$ .

All of the drivers are available in 20-pin/DIP and 20-pin PLCC packages.

# Function Tables



'S730/-1

| $\overline{E1}$ | $\overline{E2}$ | 1A | 2A | 1Y | 2Y |
|-----------------|-----------------|----|----|----|----|
| L               | L               | L  | L  | H  | H  |
| L               | L               | L  | H  | H  | L  |
| L               | L               | L  | L  | L  | H  |
| L               | L               | H  | L  | L  | L  |
| L               | L               | H  | H  | L  | L  |
| L               | H               | L  | X  | H  | Z  |
| L               | H               | H  | X  | L  | Z  |
| H               | L               | X  | L  | Z  | H  |
| H               | L               | X  | H  | Z  | L  |
| H               | H               | X  | X  | Z  | Z  |

'S734/-1

| $\overline{E1}$ | $\overline{E2}$ | 1A | 2A | 1Y | 2Y |
|-----------------|-----------------|----|----|----|----|
| L               | L               | L  | L  | L  | L  |
| L               | L               | L  | H  | L  | H  |
| L               | L               | L  | L  | L  | L  |
| L               | L               | H  | L  | H  | L  |
| L               | L               | H  | H  | H  | H  |
| L               | H               | L  | X  | L  | Z  |
| L               | H               | H  | X  | H  | Z  |
| H               | L               | X  | L  | Z  | L  |
| H               | L               | X  | H  | Z  | H  |
| H               | H               | X  | X  | Z  | Z  |

## IEEE Symbol



## Absolute Maximum Ratings

|                           |       |                         |
|---------------------------|-------|-------------------------|
| Supply voltage $V_{CC}$   | ..... | -0.5 V to 7 V           |
| Input voltage             | ..... | -1.5 V to 7 V           |
| Off-state output voltage  | ..... | -0.5 V to $+V_{CC}$ max |
| Storage temperature range | ..... | -65°C to +150°C         |
| Output current            | ..... | 200 mA                  |

## Operating Conditions

| SYMBOL   | PARAMETER                      | MILITARY |     |     | COMMERCIAL |     |     | UNIT |
|----------|--------------------------------|----------|-----|-----|------------|-----|-----|------|
|          |                                | MIN      | TYP | MAX | MIN        | TYP | MAX |      |
| $V_{CC}$ | Supply voltage                 | 4.5      | 5   | 5.5 | 4.5        | 5   | 5.5 | V    |
| $T_A$    | Operating free-air temperature | -55      |     | 125 | 0          |     | 75  | °C   |

## Electrical Characteristics Over Operating Conditions

| SYMBOL            | PARAMETER                      |                  | TEST CONDITIONS   |                         | MILITARY<br>MIN   TYP   MAX                  |  | COMMERCIAL<br>MIN   TYP   MAX |      | UNIT |
|-------------------|--------------------------------|------------------|---|-------------------------|--|--|-------------------------------|------|------|
| V <sub>IL</sub> * | Low-level input voltage        |                  |   |                         | 0.8  |  | 0.8                           |      | V    |
| V <sub>IH</sub> * | High-level input voltage       |                  |   |                         | 2  |  | 2                             |      | V    |
| V <sub>IC</sub>   | Input clamp voltage            |                  | V <sub>CC</sub> = MIN   | I <sub>I</sub> = -18 mA | -1.2   |  | -1.2                          |      | V    |
| I <sub>IL</sub>   | Low-level input current        | Any A            | V <sub>CC</sub> = MAX   | V <sub>I</sub> = 0.4 V  | -0.2   |  | -0.2                          |      | mA   |
|                   |                                | Any E            |   |                         | -0.4   |  | -0.4                          |      |      |
| I <sub>IH</sub>   | High-level input current       |                  | V <sub>CC</sub> = MAX   | V <sub>I</sub> = 2.7 V  | 20   |  | 20                            |      | μA   |
| I <sub>I</sub>    | Maximum input current          |                  | V <sub>CC</sub> = MAX   | V <sub>I</sub> = 7 V    | 0.1  |  | 0.1                           |      | mA   |
| V <sub>OL</sub>   | Low-level output voltage       |                  | V <sub>CC</sub> = MIN<br>V <sub>IL</sub> = 0.8 V<br>V <sub>IH</sub> = 2 V | I <sub>OL</sub> = 1 mA  | 0.5  |  | 0.5                           |      | V    |
|                   |                                |                  |   | I <sub>OL</sub> = 12 mA | 0.8  |  | 0.8                           |      |      |
| V <sub>OH</sub>   | High-level output voltage      |                  | V <sub>CC</sub> = MIN<br>V <sub>IL</sub> = 0.8 V<br>V <sub>IH</sub> = 2 V | I <sub>OH</sub> = -1 mA | V <sub>CC</sub> -1.15   V <sub>CC</sub> -0.7 | V <sub>CC</sub> -1.15   V <sub>CC</sub> -0.7 |                               | V    |      |
| I <sub>OZL</sub>  | Off-state output current       |                  | V <sub>CC</sub> = MAX<br>V <sub>IL</sub> = 0.8 V<br>V <sub>IH</sub> = 2 V | V <sub>O</sub> = 0.4 V  | -200   |  | -200                          |      | μA   |
| I <sub>OZH</sub>  |                                |                  |   | V <sub>O</sub> = 2.7 V  | 100  |  | 100                           |      | μA   |
| I <sub>OS</sub>   | Output short-circuit current † |                  | V <sub>CC</sub> = MAX   |                         | -60  | -200   | -60                           | -200 | mA   |
| I <sub>OL</sub>   | Output sink current            |                  | V <sub>OL</sub> = 2.0 V   | 'S7XX                   | 50   |  | 50                            |      | mA   |
|                   |                                |                  |   | 'S7XX-1                 | 40   |  | 40                            |      |      |
| I <sub>OH</sub>   | Output source current          |                  | V <sub>OH</sub> = 2.0 V   |                         | -35  |  | -35                           |      | mA   |
| I <sub>CC</sub>   | Supply current                 | Outputs high     | V <sub>CC</sub> = MAX<br>Outputs open                                     | 'S730/-1                | 24   | 50   | 24                            | 50   | mA   |
|                   |                                |                  |   | 'S734/-1                | 53   | 75   | 53                            | 75   |      |
|                   |                                | Outputs low      |   | 'S730/-1                | 86   | 125  | 86                            | 125  |      |
|                   |                                |                  |   | 'S734/-1                | 92   | 130  | 92                            | 130  |      |
|                   |                                | Outputs disabled |   | 'S730/-1                | 86   | 125  | 86                            | 125  |      |
|                   |                                |                  |   | 'S734/-1                | 116  | 150  | 116                           | 150  |      |

† Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

\* These are absolute voltages with respect to pin 10 on the device and includes all overshoots due to system and/or test noise. Do not attempt to test these values without suitable equipment.

**Switching Characteristics**  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$  For the 'S730 and 'S734

| SYMBOL     | PARAMETER                 | FIGURE | TEST CONDITIONS | MIN | TYP       | MAX       | UNIT |
|------------|---------------------------|--------|-----------------|-----|-----------|-----------|------|
| $t_{PLH}$  | Data to output delay      | 1 & 3  | $C_L = 50pf$    | 6   | 9         | 15        | ns   |
|            |                           |        | $C_L = 500pf$   | 18  | 22        | 30        |      |
| $t_{PHL}$  |                           |        | $C_L = 50pf$    | 5   | 7         | 15        |      |
|            |                           |        | $C_L = 500pf$   | 18  | 22        | 30        |      |
| $t_{PZL}$  | Output enable delay       | 2 & 4  | $S = 1$         |     | 12        | 20        | ns   |
| $t_{PZH}$  |                           |        | $S = 2$         |     | 12        | 20        |      |
| $t_{PLZ}$  | Output disable delay      | 2 & 4  | $S = 1$         |     | 11        | 20        | ns   |
| $t_{PHZ}$  |                           |        | $S = 2$         |     | 6.5       | 12        |      |
| $t_{SKEW}$ | Output-to-output skew     | 1 & 3  | $C_L = 50pf$    | *   | $\pm 0.5$ | $\pm 3.0$ | ns   |
| $V_{ONP}$  | Output voltage undershoot | 1 & 3  | $C_L = 50pf$    |     | 0         | -0.5      | V    |

\*The SKEW timing specification is guaranteed by design, but not tested.

**Switching Characteristics** Over Operating Range\*\* For the 'S730 and 'S734

| SYMBOL    | PARAMETER                 | FIGURE | TEST CONDITIONS | MILITARY ††<br>$V_{CC} = 5.0V \pm 10\%$ |     |      | COMMERCIAL<br>$V_{CC} = 5.0V \pm 10\%$ |     |      | UNIT |
|-----------|---------------------------|--------|-----------------|---|-----|------|--|-----|------|------|
|           |                           |        |                 | MIN                                     | TYP | MAX  | MIN                                    | TYP | MAX  |      |
| $t_{PLH}$ | Data to output delay      | 1 & 3  | $C_L = 50pf$    | 4                                       |     | 20   | 4                                      |     | 17   | ns   |
|           |                           |        | $C_L = 500pf$   | 18                                      |     | 40   | 18                                     |     | 35   |      |
| $t_{PHL}$ |                           |        | $C_L = 50pf$    | 4                                       |     | 20   | 4                                      |     | 17   |      |
|           |                           |        | $C_L = 500pf$   | 18                                      |     | 40   | 18                                     |     | 35   |      |
| $t_{PZL}$ | Output enable delay       | 2 & 4  | $S = 1\uparrow$ |   |     | 28   |  |     | 28   | ns   |
| $t_{PZH}$ |                           |        | $S = 2\uparrow$ |   |     | 28   |  |     | 28   |      |
| $t_{PLZ}$ | Output disable delay      | 2 & 4  | $S = 1\uparrow$ |   |     | 24   |  |     | 24   | ns   |
| $t_{PHZ}$ |                           |        | $S = 2\uparrow$ |   |     | 16   |  |     | 16   |      |
| $V_{ONP}$ | Output voltage undershoot | 1 & 3  | $C_L = 50pf$    |   |     | -0.5 |  |     | -0.5 | V    |

\*\*AC performance over the operating temperature is guaranteed by testing as defined in Group A, Subgroup 9, Mil Std 883B.

† "S = 1" and "S = 2" refer to the switch setting in Figure 2.

††  $T_C = -55$  to  $+125^\circ C$  for flatpack versions.

**Switching Characteristics**  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$  For the 'S730 and 'S734

| SYMBOL     | PARAMETER                 | FIGURE | TEST CONDITIONS | MIN | TYP       | MAX       | UNIT |
|------------|---------------------------|--------|-----------------|-----|-----------|-----------|------|
| $t_{PLH}$  | Data to output delay      | 1 & 3  | $C_L = 50pf$    | 6   | 9         | 15        | ns   |
|            |                           |        | $C_L = 500pf$   | 18  | 22        | 30        |      |
| $t_{PHL}$  |                           |        | $C_L = 50pf$    | 5   | 7         | 15        |      |
|            |                           |        | $C_L = 500pf$   | 18  | 22        | 40        |      |
| $t_{PZL}$  | Output enable delay       | 2 & 4  | $S = 1$         |     | 12        | 20        | ns   |
| $t_{PZH}$  |                           |        | $S = 2$         |     | 12        | 20        |      |
| $t_{PLZ}$  | Output disable delay      | 2 & 4  | $S = 1$         |     | 11        | 20        | ns   |
| $t_{PHZ}$  |                           |        | $S = 2$         |     | 6.5       | 12        |      |
| $t_{SKEW}$ | Output-to-output skew     | 1 & 3  | $C_L = 50pf$    | *   | $\pm 0.5$ | $\pm 3.0$ | ns   |
| $V_{ONP}$  | Output voltage undershoot | 1 & 3  | $C_L = 50pf$    |     | 0         | -0.3      | V    |

\*The SKEW timing specification is guaranteed by design, but not tested.

**Switching Characteristics** Over Operating Range\*\* For the 'S730 and 'S734


| SYMBOL           | PARAMETER                 | FIGURE | TEST CONDITIONS        | MILITARY ††<br>V <sub>CC</sub> = 5.0V ±10% |     |      | COMMERCIAL<br>V <sub>CC</sub> = 5.0V ±10% |     |      | UNIT |
|------------------|---------------------------|--------|------------------------|--|-----|------|---|-----|------|------|
|                  |                           |        |                        | MIN  | TYP | MAX  | MIN                                       | TYP | MAX  |      |
| t <sub>PLH</sub> | Data to output delay      | 1 & 3  | C <sub>L</sub> = 50pf  | 4  |     | 20   | 4   |     | 17   | ns   |
|                  |                           |        | C <sub>L</sub> = 500pf | 18   |     | 40   | 18  |     | 35   |      |
| t <sub>PHL</sub> |                           |        | C <sub>L</sub> = 50pf  | 4  |     | 20   | 4   |     | 17   |      |
|                  |                           |        | C <sub>L</sub> = 500pf | 18   |     | 50   | 18  |     | 45   |      |
| t <sub>PZL</sub> | Output enable delay       | 2 & 4  | S = 1†                 |  |     | 28   |   |     | 28   | ns   |
| t <sub>PZH</sub> |                           |        | S = 2†                 |  |     | 28   |   |     | 28   |      |
| t <sub>PLZ</sub> | Output disable delay      | 2 & 4  | S = 1†                 |  |     | 24   |   |     | 24   | ns   |
| t <sub>PHZ</sub> |                           |        | S = 2†                 |  |     | 16   |   |     | 16   |      |
| V <sub>ONP</sub> | Output voltage undershoot | 1 & 3  | C <sub>L</sub> = 50pf  |  |     | -0.3 |   |     | -0.3 | V    |

\*\*AC performance over the operating temperature is guaranteed by testing as defined in Group A, Subgroup 9, Mil Std 883B.

† "S = 1" and "S = 2" refer to the switch setting in Figure 2.

†† T<sub>C</sub> = -55 to + 125° C for flatpack versions.


**Test Loads**



\* The "TEST POINT" is driven by the output under test, and observed by instrumentation.

\*\* t<sub>pd</sub> specified at CL = 50 and 500pF

**Figure 1. Capacitive Load Switching**



**Figure 2. Three-State Enable/Disable**

## Typical Switching Characteristics




Figure 3. Output Voltage Levels




Figure 4. Three-State Control Levels

## Typical Performance Characteristics:




Figure 5a.  $t_{PLH}$  for  $V_{OH} = 2.7\text{V}$  vs.  $C_L$ , for the 'S730 and 'S734




Figure 6a.  $t_{PHL}$  for  $V_{OL} = 0.8\text{V}$  vs.  $C_L$ , for the 'S730 and 'S734




Figure 5b.  $t_{PLH}$  for  $V_{OH} = 2.7\text{V}$  vs.  $C_L$ , for the 'S730-1 and 'S734-1




Figure 6b.  $t_{PHL}$  for  $V_{OL} = 0.8\text{V}$  vs.  $C_L$ , for the 'S730-1 and 'S734-1

## Applications

The 'S730 and 'S734 are 8-bit bipolar dynamic RAM drivers and are pin-compatible with the 'S240 and 'S244 respectively.

The actual circuit conditions that arise for driving dynamic RAM memories are as follows: Typically, in dynamic RAM arrays address lines and control lines,  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ , and  $\overline{\text{WE}}$  have a fair amount of "daisy chaining." The daisy chaining causes an inductive effect due to the traces in the printed circuit board; the dominant factor in the RAM loading is input capacitance, and these two conditions contribute to the actual driver conditions shown in Figure 7. The result is a transmission line with distributed inductance and capacitance connected to the driver outputs.




Figure 7. RAM Driver Output To Array

The transmission line effect can imply reflections, which in turn cause ringing, and it takes some time before the output settles from the low-to-high transition. On the high-to-low transition, along with ringing, a voltage undershoot can occur, and the circuit takes even longer to settle to an acceptable zero level. The main cause for the shorter high-to-low transition as compared to the low-to-high transition is the output impedance of typical Schottky drivers. Figure 8, shows a typical Schottky driver output stage and Figure 9 shows the output impedance for high and low output states.




Figure 8. Typical Schottky Driver Output

In Figure 9 when  $S=1$ , the output is high and the driver output impedance is approximately  $30\Omega$ . When  $S=2$ , the output is low and the driver output impedance is approximately  $3\Omega$ . There is a 10:1 ratio for the output impedances for the low and high states. The high-to-low transition causes a problem as the output transistor turns on fast due to the low impedance and undershoot results at the RAM inputs.




Figure 9. Driver Output Impedance




Figure 10. 'S730 and 'S734 Output Stage




Figure 11. Driver Output Impedance For the 'S730 and 'S734

The 'S730 and 'S734 have a modification in their output stage, in that an internal resistor is added to the lower output stage as shown in Figure 10.

The 'S730-1 and 'S734-1 have a larger resistor,  $R_2$ , compared to the "non-dash" parts, which give better undershoot protection at a slightly slower switching performance.

The structure in Figure 10 provides a driver output impedance of approximately  $18\Omega$  to  $25\Omega$  in either high ( $S=1$ ) or low ( $S=2$ ) states as shown in Figure 11. In addition, this circuit limits undershoot to  $-0.5\text{ V}$ , essentially eliminating that problem; provides a symmetrical rise and fall time; and guarantees output levels of  $V_{CC}-1.15\text{ V}$  needed for MOS High levels. Also, when using the 'S730 and 'S734, no external resistors are needed. 'S240-series parts used with external resistors to provide drive capability, but the rise times and fall times are unsymmetrical due to higher impedance for low-to-high transitions.

Figure 12 shows the undershoot problem using a 'S240 without external resistors and the elimination of the problem by using the 'S730. Thus from a dynamic-RAM system-design viewpoint, the 'S730 and 'S734 are very effective RAM drivers.




Figure 12. Comparison of Undershoots and  $t_{\text{PHL}}$

An application using these 8-bit drivers to interface address and control lines (and data lines) to a dynamic RAM array using 64K DRAMs is discussed. The signals needed for the controls are  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ , and  $\overline{\text{WE}}$ . The address lines are shown as the high and low byte. The array is shown in Figure 13. It consists of four rows of DRAMs; each row has individual  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ , and  $\overline{\text{WE}}$  lines. However, all four rows have common address lines A0-A7. The RAM capacitive loading for  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ , and  $\overline{\text{WE}}$  is about  $10\text{ pf}$  per input. The loading of the address lines is about  $5$  to  $7\text{ pf}$  per input. The loading of the  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ , and  $\overline{\text{WE}}$  inputs to each row of memories is  $160\text{ pf}$ . Note that  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  come from the same driver, which reduces timings skews which might arise if they were output from separate drivers. The address lines are outputs from another driver, and the loading on each line is  $320\text{ pf}$  ( $5\text{ pf}$  loading times 64 DRAMs). At this point it is worth noting that if a  $320\text{-pf}$  loading affects performance unduly, then the address lines can be split between two drivers with each having a load of  $160\text{ pf}$ , reducing overall signal delay.

If an error-detection-and-correction scheme is used, then typically the row size expands to 22 bits from the 16 bits shown in the example. The 'S730 and 'S734 drivers lend themselves to such expansion, as their propagation delays are specified at  $50\text{ pf}$  and also at  $500\text{ pf}$ .




Figure 13. 256K X 16 Dynamic RAM Array with RAM Drivers