


**PRELIMINARY**

**DESCRIPTION:**

The DPV64X16A is a 40-pin Pin Grid Array (PGA) consisting of two 64K X 8 UVEPROM devices in ceramic LCC packages surface mounted on a co-fired ceramic substrate with matched thermal coefficients. The LCCs are mounted in a pattern resulting in the smallest possible module outline.


The pins have been arranged around a central 0.3" gap which can accommodate a heat rail, if desired. In this central gap is a cavity containing two 0.1µf decoupling capacitors.




**FEATURES:**

- Organizations Available:  
128K X 8 or 64K X 16
- Access Times:  
55\*, 70, 90, 120, 150, 170, 200, 250ns
- Fully Static Operation - No clock or refresh required
- Programming Voltage 12.5 Vdc
- Simple Programming Requirements
- Three-State Outputs
- High Speed Programming Algorithm (1.0ms Pulses Typ.)
- Common Data Inputs and Outputs
- TTL-compatible Inputs and Outputs
- 40-Pin PGA (Pin Grid Array) Package

\* Commercial only.



**10**



PIN NAMES	
A0 - A15	Address Inputs
I/O0 - I/O15	Data In/Out
$\overline{CE0}$ , $\overline{CE1}$	Chip Enables
$\overline{OE}/VPP$	Output Enable / Programming Voltage
VDD	Power (+5V)
VSS	Ground
N.C.	No Connect

## PRELIMINARY

ABSOLUTE MAXIMUM RATINGS <sup>1</sup>			
Symbol	Parameter	Value	Unit
T <sub>STG</sub>	Storage Temperature	-65 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	°C
V <sub>DD</sub>	Supply Voltage <sup>2</sup>	-0.5 to +7.0	V
V <sub>I/O</sub>	Input/Output Voltage <sup>2</sup>	-0.5 to +7.0	V
V <sub>PP</sub>	Programming Voltage <sup>2</sup>	-0.5 to +13.0	V

RECOMMENDED OPERATING RANGE <sup>2</sup>					
Symbol	Characteristic	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Supply Voltage <sup>4</sup>	4.5	5.0	5.5	V
V <sub>IH</sub>	Input HIGH Voltage	2.2		V <sub>DD</sub> +0.3	V
V <sub>IL</sub>	Input LOW Voltage	-0.1		0.8	V
V <sub>PP</sub>	V <sub>PP</sub> Supply Voltage <sup>5</sup>	12.25	12.5	12.75	V


CAPACITANCE <sup>3</sup> : T <sub>A</sub> = 25°C, F = 1.0MHz				
Symbol	Parameter	Max.	Unit	Condition
C <sub>CE</sub>	Chip Enable	15	pF	V <sub>IN</sub> = 0V
C <sub>ADR</sub>	Address Input	35		
C <sub>OE</sub>	Output Enable/V <sub>PP</sub>	80		
C <sub>I/O</sub>	Data Input/Output	25		

AC TEST CONDITIONS: Including Programming	
Input Pulse Levels	0V to 3.0V
Input Pulse Rise and Fall Time	≤ 20ns
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V

Output Load		
Float	C <sub>L</sub>	Parameters Measured
1	100 pF	except t <sub>DF</sub> and t <sub>DFP</sub>
2	5 pF	t <sub>DF</sub> and t <sub>DFP</sub>

Figure 1. Output Load

\* Including Scope and Jig Capacitance.



DC OPERATING CHARACTERISTICS <sup>6</sup> : Over operating ranges							
Symbol	Characteristics	Test Conditions	X8		X16		Unit
			Min.	Max.	Min.	Max.	
I <sub>IN</sub>	Input Leakage Current	V <sub>IN</sub> = V <sub>DD</sub>	-20	20	-20	20	μA
I <sub>OUT</sub>	Output Leakage Current	CE = V <sub>IH</sub> , V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub>	-20	20	-10	10	μA
I <sub>CC</sub>	V <sub>DD</sub> Operating Current, Read	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , I <sub>OUT</sub> = 0mA Cycle = min. Duty = 100%		55		100	mA
		120-250ns 55-90ns		95		180	
I <sub>SB1</sub>	V <sub>DD</sub> Standby Current (TTL)	CE = V <sub>IH</sub> , V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>		10		10	mA
I <sub>SB2</sub>	V <sub>DD</sub> Standby Current (CMOS)	CE = V <sub>DD</sub> ± 0.3V, I <sub>OUT</sub> = 0mA V <sub>IN</sub> ≥ V <sub>DD</sub> -0.3V or V <sub>IN</sub> ≤ 0.3V		1.0		1.0	mA
I <sub>PP1</sub>	V <sub>PP</sub> Supply Current Programming <sup>6</sup>	CE, = V <sub>IL</sub> , OE = V <sub>IH</sub>		60		120	mA
I <sub>PP3</sub>	V <sub>PP</sub> Supply Current Read <sup>4</sup>	CE, OE = V <sub>IL</sub> , I <sub>OUT</sub> > 0mA		200		200	μA
V <sub>OL</sub>	Output LOW Voltage	I <sub>OUT</sub> = 2.1mA		0.45		0.45	V
V <sub>OH1</sub>	Output HIGH Voltage	I <sub>OUT</sub> = -400μA					V
V <sub>IL</sub>	Input LOW Level		-0.2	0.8	-0.2	0.8	V
V <sub>IH</sub>	Input HIGH Level		2.2	V <sub>DD</sub> +1	2.2	V <sub>DD</sub> +1	V



PRELIMINARY

FUNCTIONS AND PIN CONNECTIONS					
Mode	Function	$\overline{CE}$	$\overline{OE} / V_{PP}$	$V_{DD}$	I/O0 - I/O15
Read Operations	Read	L	L	5V	Data Out
	Output Deselect	L	H		High Impedance
	Standby	H	X		High Impedance
Program Operations ( $T_A = +25 \pm 5^\circ C$ )	Program	L	$V_{PP}$	6V	Data In
	Program Inhibit	H	$V_{PP}$		High Impedance
	Program Verify	H	L		Data Out

L = LOW, H = HIGH and X = Don't Care

AC OPERATING CONDITIONS AND CHARACTERISTICS - READ: Over operating ranges									
No.	Symbol	Parameter	-55*		-70		-90		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
1	$t_{ACC}$	Address Access Time <sup>8</sup>		55		70		90	ns
2	$t_{CE}$	Chip Enable to Output Valid <sup>7</sup>		55		70		90	ns
3	$t_{OE}$	Output Enable to Output Valid <sup>7, 8</sup>		30		30		35	ns
4	$t_{DF}$	$\overline{OE}$ or $\overline{CE}$ HIGH to Output Float <sup>3, 9</sup>	0	30	0	30	0	35	ns
5	$t_{OH}$	Output Hold from Address Change	0		0		0		ns

\* Commercial only.



AC OPERATING CONDITIONS AND CHARACTERISTICS - READ: Over operating ranges											
No.	Symbol	Parameter	-12		-15		-20		-25		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	$t_{ACC}$	Address Access Time <sup>8</sup>		120		150		200		250	ns
2	$t_{CE}$	Chip Enable to Output Valid <sup>7</sup>		120		150		200		250	ns
3	$t_{OE}$	Output Enable to Output Valid <sup>7, 8</sup>		65		70		75		100	ns
4	$t_{DF}$	$\overline{OE}$ or $\overline{CE}$ HIGH to Output Float <sup>3, 9</sup>	0	50	0	50	0	55	0	60	ns
5	$t_{OH}$	Output Hold from Address Change	0		0		0		0		ns

10

AC PROGRAMMING CONDITIONS AND CHARACTERISTICS: $T_A = +25^\circ C$					
No.	Symbol	Parameter	Min.	Max.	Unit
6	$t_{AS}$	Address Set-up Time	2		$\mu s$
7	$t_{OE H}$	Output Enable / $V_{PP}$ Hold Time	2		$\mu s$
8	$t_{OE S}$	Output Enable / $V_{PP}$ Set-up Time	2		$\mu s$
9	$t_{DS}$	Data Set-up Time	2		$\mu s$
10	$t_{VCS}$	$V_{CC}$ Set-up Time <sup>5</sup>	2		$\mu s$
11	$t_{VR}$	Output Enable / $V_{PP}$ Recovery Time	2		$\mu s$
12	$t_{AH}$	Address Hold Time	0		$\mu s$
13	$t_{DH}$	Data Hold Time	2		$\mu s$
14	$t_{DFP}$	Output Enable HIGH Output Float Delay <sup>3</sup>	0	130	ns
15	$t_{PW}$	Programming Pulse Width <sup>10</sup>	0.95	1.05	ms
16	$t_{OPW}$	Over Programming Pulse Width <sup>11</sup>	2.85	78.75	ms
17	$t_{DV}$	Data Valid From Chip Enable		1	$\mu s$
18	$t_{PRT}$	Output Enable / $V_{PP}$ Rise Time During Programming	50		ns



PRELIMINARY



## PRELIMINARY

## PROGRAMMING AND ERASING INFORMATION

**Programming**

Upon delivery from Dense-Pac, or after erasure (See *Erasure section*), the DPV64X16A contains "1's" in every location, and read data is in the high state. "0's" are written into the DPV64X16A through the procedure of programming. A 0.1 $\mu$ F capacitor between V<sub>PP</sub> and V<sub>SS</sub> is required to prevent excessive voltage transients during programming which could damage the device. Programming modes require +6.0V and +12.5V to be applied to V<sub>DD</sub> and V<sub>PP</sub> respectively.

Individual bytes or address locations can be selected and programmed by using the programming algorithm shown in Figure 2. In the programming mode,  $\overline{CE}$  is set at V<sub>IL</sub>,  $\overline{OE}$  is set at V<sub>IH</sub>, V<sub>DD</sub> is set at +6.0V, and V<sub>PP</sub> is set at +12.5V. After the applied address and input data signals are stable, programming is accomplished by a 1.0ms V<sub>IL</sub> pulse on the  $\overline{CE}$  pin (refer to the *Programming Timing Diagram*).

The programmed byte is then verified. If the programming was successful, then a 3ms over program pulse is applied. If the programming was unsuccessful after the first 1ms pulse, then up to 25 1ms pulses are applied with a verification after each pulse. When the byte passes, an over program pulse of 3ms times the number of initial programming pulses (78.75ms max.) is applied.

If the device fails to program after 25 attempts, the programming is considered failed. After the first byte is programmed, continue the algorithm through all the required addresses. Then lower V<sub>DD</sub> and V<sub>PP</sub> to +5.0Vdc and compare the data programmed with the original data to determine if the device passes. A programming adapter for programming on standard EPROM programmers is available, contact Dense-Pac sales for more information.

**Erasure**

To clear all locations of their programmed contents it is necessary to expose the DPV64X16A to an ultraviolet light source. A dosage of 15W-seconds/cm<sup>2</sup> is required to completely erase a DPV64X16A. This dosage can be obtained by exposure to an ultraviolet lamp [wavelength of 2537 Angstroms (Å) with an intensity of 12,000 $\mu$ W/cm<sup>2</sup>] for 21 minutes.

The DPV64X16A and similar devices can be erased by light sources having wavelengths shorter than 4000Å. Although erasure time will be much longer than with UV sources at 2537Å, nevertheless the exposure to fluorescent light or sunlight will eventually erase the DPV64X16A. After programming, the package windows should be covered by an opaque label or substance, to prevent inadvertent erasure.

10


**NOTES:**

1. Stresses greater than those listed under **ABSOLUTE MAXIMUM RATINGS** may cause permanent damage to the device. This is stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. All voltages are with respect to V<sub>SS</sub>.
3. This parameter is guaranteed and not 100% tested.
4. V<sub>DD</sub> must be applied either coincident with or before V<sub>PP</sub> and removed either coincident with or after V<sub>PP</sub>.
5. V<sub>PP</sub> must not be greater than 13.0V including overshoot. Permanent device damage may occur if the device is taken out or put into socket with V<sub>PP</sub> = 13.0V. Also, during  $\overline{CE} = V_{IL}$ , V<sub>PP</sub> must not be switched from 5.0V to 13.0V or vice-versa.
6. t<sub>A</sub> = -55°C to +125°C, V<sub>DD</sub> = 5.0V  $\pm$  0.5V, and V<sub>PP</sub> = V<sub>DD</sub> reading. t<sub>A</sub> = +25°C  $\pm$  5°C, V<sub>DD</sub> = 6.0  $\pm$  0.25V, V<sub>PP</sub> = 12.5V  $\pm$  0.3V programming.
7.  $\overline{OE}$  may be delayed up to t<sub>CE</sub> - t<sub>OE</sub> after the following edge of  $\overline{CE}$  without impact on t<sub>CE</sub>.
8.  $\overline{OE}$  may be delayed up to t<sub>ACC</sub> - t<sub>OE</sub> after the following Address is valid without impact on t<sub>ACC</sub>.
9. T<sub>DF</sub> is specified from  $\overline{OE}$  or  $\overline{CE}$ , whichever occurs first.
10. Initial Program Pulse Width Tolerance is 1ms  $\pm$  5%.
11. The length of the overprogram pulse may vary from 2.85ms to 78.75ms as a function of the iteration counter value X.



PRELIMINARY

Figure 2. Programming Flow Chart




PRELIMINARY

ORDERING INFORMATION

DP PREFIX	V64X16 DEVICE TYPE	A PACKAGE	- XX SPEED	X GRADE	
					C COMMERCIAL 0°C to +70°C
					I INDUSTRIAL -40°C to +85°C
					M MILITARY -55°C to +125°C
					B* MIL-PROCESSED -55°C to +125°C
					55 55ns (COMMERCIAL ONLY)
					70 70ns
					90 90ns
					12 120ns
					15 150ns
					20 200ns
					25 250ns
					A 40-PIN PGA MODULE
					UVEPROM 128KX8 OR 64KX16

\* B grade modules are constructed with 883 devices.

MECHANICAL DIAGRAMS



10

**Dense-Pac Microsystems, Inc.**

7321 Lincoln Way • Garden Grove, California 92641-1428  
 (714) 898-0007 • (800) 642-4477 (Outside CA) • FAX: (714) 897-1772

