

M5M482257J,TP,RT-7,-8,-10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM

DESCRIPTION

M5M482257J, TP, RT is a high speed 2097152-bit Dual-Port Dynamic Memory equipped with a 256K × 8 Dynamic RAM Port and a 512 × 8 Serial Read Port.

High performance CMOS process using 4-layer polysilicon and silicide technology provide both high circuit density and low power dissipation.

The Serial Read Ports are connected to an internal 4096 bit Data Register through a 512 × 8 Serial Output control circuit and can be serially read out with a clock rate of up to 33MHz.

All Serial Reads are done relative to the RAM array, thus data transfer from the RAM array to the Data Register is referred to as a Read Transfer Cycle.


FEATURES

Type name	RAS Access Time (ns)	Random Read/Write cycle time (ns)	Serial Read cycle time (ns)	Random Read/Write VCC supply current (mA)	Serial Read VCC supply current (mA)
M5M482257 J,TP,RT-7	70	130	25	90	55
M5M482257 J,TP,RT-8	80	150	30	80	55
M5M482257 J,TP,RT-10	100	180	30	70	55

- Dual-Port Architecture
 - RAM Port : 256K word × 8-bit
 - SAM Port : 512 word × 8-bit
- One-way Data Transfer function from the RAM Array to the Data Register
- Fully Asynchronous Dual-Port Accessibility.(Split SAM)
- Addressable Start Pointer of Serial Read (Point Control Function)
- Programmable stop of the Data Register.(Stop Register)
- Write Per Bit Function
- Real Time Data Transfer from the RAM Array to the Data Register
- Hyper Page Mode
- \overline{CAS} before \overline{RAS} refresh, Hidden Refresh
- 512 cycle/8ms Refresh
- Flash write, Block write operation
- Write Mask Select (New Mask/Old Mask)

APPLICATION


Display equipment for personal computer/work station, Frame memory for digital TV/VCR, Video printer




M5M482257J,TP,RT-7,-8,-10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM

PIN CONFIGURATION (TOP VIEW)



BLOCK DIAGRAM



M5M482257J,TP,RT-7,-8,-10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM

PIN DESCRIPTION

Pin	Name	Function
\overline{RAS}	ROW ADDRESS STROBE INPUT	It is used a clock which latches the row address (A0~A8) to select the word line. It also latches the mask data for Write-per-bit and Flash write functions when the \overline{WB} level is low. \overline{CAS} before \overline{RAS} refresh mode is activated when preceded by \overline{CAS} falling edge.
\overline{CAS}	COLUMN ADDRESS STROBE INPUT	It is used as a clock which latches the column address (A9~A17) and initiates the reading or writing of the selected words. In the data transfer cycle, this latches the SAM Top address point. (TAP)
A0~A8	ADDRESS INPUT	The M5M482257 utilizes an address multiplex method for selecting one word among the 256K-word memory cells. 9 row address and 9 column address are latched by \overline{RAS} and \overline{CAS} falling edge. In the data transfer cycle this column address input is also combined with the serial access start address.(TAP)
$\overline{WB}/\overline{WE}$	WRITE-PER-BIT/WRITE ENABLE INPUT	When the $\overline{WB}/\overline{WE}$ level is low at \overline{RAS} falling edge, Write-per-bit (RAM write with Mask) or Flash write or load stop cycle is selected. When it is high, normal read/write or Read transfer or Load color register cycle is selected. This clock also controls early/delayed write mode at the \overline{CAS} falling edge.
$\overline{DT}/\overline{OE}$	DATA TRANSFER/OUTPUT ENABLE INPUT	During RAM read cycle, It enables the data output (RAM port). Also when the $\overline{DT}/\overline{OE}$ level is low at the \overline{RAS} falling edge, the data transfer cycle is selected and when it is high, RAM read/write cycle or Load color register or Load mask or Load stop or Flash write or Block write cycle is activated to the $\overline{WB}/\overline{WE}$, DSF1 condition.
WIO _n *	WRITE MASK/DATA INPUT/OUTPUT	These are the data input/output pins to the RAM. During RAM write-per-bit, flash write, block write cycle, the high data pin at the \overline{RAS} falling edge enables the selected bit write operation.
SC	SERIAL CONTROL INPUT	The serial access is initiated from the SC clock rising edge. In the serial read cycle. The output data is held until the next clock rise.
SQ _n *	SERIAL OUTPUT	512-bit x 8 word serial output.
\overline{SE}	SERIAL ENABLE INPUT	This enables the serial output.
DSF1	INPUT SPECIAL FUNCTION-1	This input defines special functions such as Split transfer, flash write, block write and Load color, Load mask register. When it is low grounded, the device works as a basic dual-port memory.
QSF	OUTPUT SPECIAL FUNCTION	Output indicating the serial data selector status.

Note * : n = 0~7

M5M482257J,TP,RT-7,-8,-10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM

TRUTH TABLE


Menu code	RAS				CAS	Address		MD input			Write mask	Register		Function
	CAS	DT/OE	WB/WE	DSF1	DSF1	RAS	CAS	RAS	CAS	CAS,W		WM	color	
CBRS	0	*	0	1	-	STOP	-	*	-	*	*	*	*	CBR refresh/Stop Register Set(No Reset)
CBRN	0	*	1	1	-	*	-	*	-	*	*	*	*	CBR refresh/ (No Reset)
CBR	0	*	*	0	-	*	-	*	-	*	*	*	*	CBR refresh (Option Reset)
RT	1	0	1	0	*	ROW	TAP	*	*	*	*	*	*	Read x-fer
SRT	1	0	1	1	*	ROW	TAP	*	*	*	*	*	*	Split read x-fer with programmable stop
RWM	1	1	0	0	0	ROW	COL	new WM	-	Data input	Yes	Load use	*	Read/Write (New/Old mask)
BWM	1	1	0	0	1	ROW	Col Y2-Y8	new WM	Col select	-	Yes	Load use	USE	Block write (New/Old mask)
FWM	1	1	0	1	-	ROW	*	new WM	-	-	Yes	Load use	USE	Flash write (New/Old mask)
RW	1	1	1	0	0	ROW	COL	*	*	Data input	*	*	*	Read/Write no mask
BW	1	1	1	0	1	ROW	Col Y2-Y8	*	Col select	-	*	*	USE	Block write no mask
LMR	1	1	1	1	0	ROW	*	*	*	Load mask	*	*	*	Load mask register
LCR	1	1	1	1	1	ROW	*	*	*	Load color	*	*	*	Load color register

Option means Stop Register and Old mask mode. CBR resets both Stop Register and Old mask mode.(= Stop Register is reset to default value and New mask mode is active when CBR operation is executed.)

FUNCTION


1. Flash Write

Utility : A high speed clear can be performed with flash write cycle.



- * Write a color (0 or 1) to an entire row in one RAM cycle.
- * Before flash write cycle, the color data must be set into an internal color register at least once.

Flash Write Timing Description




2. Split Register with Programmable Stop function Utility

- a. To simplify real time transfer timing.(fully asynchronous serial access)
- b. To split serial register into two halves and optimize the memory size to CRT.

Pointer path


At Normal Read Transfer Cycle

1. Transfer the data from RAM to SAM, and set the SAM start address among 0 to 511.
2. Start the serial read cycle.
3. Serial read from lower to upper/upper to lower.(the pointer of the lower/upper SAM will be automatically cleared to address 0/256 after over carried)



At Split Transfer Cycle

1. Load stop register cycle and define SAM division.
2. Normal read transfer cycle must be performed prior to the split transfer cycle.
 - 1 → 2 or 2 → 1 is permitted.
3. At the split transfer mode, data are transferred to the idle half of the SAM automatically.(column address A₈ is ignored)
4. QSF indicates the busy SAM.
 - lower half SAM is busy : 0
 - upper half SAM is busy : 1
5. Serial read can be performed asynchronously during RAM cycle and Split transfer cycle.




S1, S2, S3 or S4 is tap address, that is defined during split transfer cycle. SAM is divided into 4 subsections in this example.


M5M482257J,TP,RT-7,-8,-10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM


EXAMPLE



Split Transfer Cycle (SRT)




Previous stop is cleared by SRT cycle at \overline{RAS} low edge and New stop is started after SRT cycle \overline{RAS} high edge.



M5M482257J,TP,RT-7,-8,-10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM


CBR with Load Stop Register Cycle (CBRS)



new stop is set after SRT, there is no restriction between CBRS and SC.

A7	A6	A5	A4	DIVISION	BIT WIDTH	LOWER	UPPER
1	1	1	1	1/2	256		
0	1	1	1	1/4	128		
0	0	1	1	1/8	64		
0	0	0	1	1/16	32		
0	0	0	0	1/32	16		


CBR Option Reset Cycle (CBR)



N means last address in SAM boundary.

Previous stop is cleared by CBR cycle \overline{RAS} low edge and new boundary (1/2 boundary) is started.

QSF Timing Description



3. Block Write


In the Block Write cycle, data stored in color register can be written into 4-bit-columns (block is selected with column address CA₂~CA₈) at one time. The DQ₀~DQ₃ inputs at $\overline{\text{CAS}}$ falling edge enable a selective column write operation of the selected 4-bit-columns.

When $\overline{\text{WB}}/\overline{\text{WE}}$ is low at $\overline{\text{RAS}}$ falling edge, Write-Per-Bit operation applies to writing of color register data.

The color register must be loaded prior to the block write cycle.


Application

Block write operation is available for the partial-cleaning or partial-painting of bit-map display with same color data. With the selective-column writing of data, any of the 4-bit-columns can be masked, allowing the boundary treatment in the same cycle.




M5M482257J,TP,RT-7,-8,-10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM



- *1 H: No mask
L: Write per bit
- *2 H: Write enable
L: Write disable
- *3 column address CA2~CA8, CA0~CA1 = Don't care.
- *4 Select WIO0: CA0 = 0, CA1 = 0 H: Write enable
WIO1: CA0 = 1, CA1 = 0 L: Write disable
WIO2: CA0 = 0, CA1 = 1
WIO3: CA0 = 1, CA1 = 1




A0, A1 and WIO4~7 at CAS falling edge, are "don't care." but must be set H or L state.

M5M482257J,TP,RT-7,-8,-10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM

Example




NEW MASK/OLD MASK

Mask data can be selected, in write per bit cycle, flash write cycle and block write cycle. New mask is defined and only available during each set cycle.

Old mask is set by Load Mask cycle and it is continuously used in all masked cycle. Old mask mode is cleared by CBR reset cycle and New mask mode is active. New mask mode is active after CBR reset cycle which clears old mask mode.


example1



* 4-bit masks apply only if mask mode is enabled.

example 2


Timing Description



M5M482257J,TP,RT-7,-8,-10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM


Hyper Page mode cycle with extended data out



In Hyper page mode read cycle, \overline{CAS} is treated as a low edge trigger.


Data output enable/disable is controlled by only $\overline{DT/OE}$.

Last Dout (in this case Dout-4) is disabled \overline{OE} high edge or RAS , \overline{CAS} high.



Access time from \overline{CAS} is determined by $tCAC$, $tCAA$ and $tCPA$. Previous Dout will be sustained until next Dout. (extended data out)

\overline{OE} Interleave is possible in hyper page mode



M5M482257J,TP,RT-7,-8,-10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage	With respect to V _{SS}	-1~7	V
V _I	Input voltage		-1~7	V
V _O	Output voltage		-1~7	V
I _O	Output current		50	mA
P _a	Power dissipation	T _a = 25 °C	1000	mW
T _{opr}	Operating temperature		0~70	°C
T _{stg}	Storage temperature		-65~150	°C

RECOMMENDED OPERATING CONDITIONS (T_a = 0~70 °C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Norm	Max	
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage	0	0	0	V
V _{IH}	High-level input	2.4		6.5	V
V _{IL}	Low-level input	-1.0		0.8	V

Note 1 : All voltage values are with respect to V_{SS}.

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{OH(R)}	High-level output (RAM port)	I _{OH(R)} = -1mA	2.4		V _{CC}	V
V _{OL(R)}	Low-level output (RAM port)	I _{OL(R)} = 2.1mA	0		0.4	V
V _{OH(S)}	High-level output (Serial I/O port)	I _{OH(S)} = -1mA	2.4		V _{CC}	V
V _{OL(S)}	Low-level output (Serial I/O port)	I _{OL(S)} = 2.1mA	0		0.4	V
I _{oz}	Off-state output current	Q Floating 0 < V _{OUT} < V _{CC}	-10		10	μA
I _i	Input current	0 < V _{in} < V _{CC}	-10		10	μA

Note 2 : Current flowing into an IC is positive, out is negative.

CAPACITANCE (T_a = 25 °C, f = 1MHz, V_i = 25mVrms)

Symbol	Pin name	Test conditions	Limits			Unit
			Min	Typ	Max	
C _{IN0}	RAS, CAS, WB/WE, SC, SE, DT/OE, DSF	V _i = V _{SS} , f = 1MHz, V _i = 25mVrms			7	pF
C _{IN1}	A ₀ ~A ₈				7	pF
C _O	WIO ₀ ~WIO ₇ , SIO ₀ ~SIO ₇ , QSF				9	pF

M5M482257J,TP,RT-7,-8,-10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM

ELECTRICAL CHARACTERISTICS (Ta = 0~70°C, Vcc = 5V ± 10%, Vss = 0V, unless otherwise noted)

Symbol	Parameter		Limits			Unit
			M5M482257-7	M5M482257-8	M5M482257-10	
	RAM port	SAM port	Max	Max	Max	
Icc1	Random R/W cycle, RAS/CAS cycling, t _{RC} =min (Note 3, 4)	Stand-by (SC=V _{IL})	90	80	70	mA
Icc2	Stand-by, RAS=V _{IH} , CAS=V _{IH} , Dout=Hi-Z		5	5	5	mA
Icc3	RAS only refresh cycle, RAS=cycling, CAS=V _{IH} , t _{RC} =min (Note 3, 4)		90	80	70	mA
Icc4	Page mode cycle, RAS=V _{IL} , CAS=cycling, t _{RC} =min (Note 3, 4)		90	80	70	mA
Icc5	CAS before RAS refresh, t _{RC} =min (Note 3, 4)		90	80	70	mA
Icc6	Data transfer cycle, t _{RC} =min (Note 3, 4)		110	100	90	mA
Icc7	Random R/W cycle, RAS/CAS cycling, t _{RC} =min (Note 3, 4)	Active (t _{SC} =min)	140	130	120	mA
Icc8	Stand-by, RAS=V _{IH} , CAS=V _{IH} , Dout=Hi-Z (Note 3, 4)		55	55	55	mA
Icc9	RAS only refresh cycle, RAS=cycling, CAS=V _{IH} , t _{RC} =min (Note 3, 4)		140	130	120	mA
Icc10	Page mode cycle, RAS=V _{IL} , CAS=cycling, t _{RC} =min (Note 3, 4)		140	130	120	mA
Icc11	CAS before RAS refresh, t _{RC} =min (Note 3, 4)		140	130	120	mA
Icc12	Data transfer cycle, t _{RC} =min (Note 3, 4)		160	150	140	mA

Note 3: Icc1, Icc3~Icc12 are dependent on output loading. Specific values are obtained with the output open.

4: Icc1, Icc3~Icc12 are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

SWITCH CHARACTERISTICS (Ta = 0~70°C, Vcc = 5V ± 10%, Vss = 0V, unless otherwise noted) (Note 5)

Symbol	Parameter	Limits						Unit
		M5M482257-7		M5M482257-8		M5M482257-10		
		Min	Max	Min	Max	Min	Max	
tCAC	Access time from CAS (Note 6, 8)		20		20		25	ns
tRAC	Access time from RAS (Note 6, 9)		70		80		100	ns
tCAA	Column address access time (Note 6, 10)		35		40		50	ns
tCPA	Access time from CAS precharge (Note 6, 11)		40		45		55	ns
tOEA	Access time from OE (Note 6)		20		20		25	ns
tCLZ	Output low impedance from CAS low	5		5		5		ns
tOEZ	Output disable time after OE high (Note 12)	0	15	0	20	0	20	ns
tRCZ	Output disable time after RAS, CAS high	0	15	0	20	0	20	ns
tCOH	Output hole time after CAS low	5		5		5		ns
tSCA	Access time from SC high (Note 7)		20		25		25	ns
tSOA	Access time from SE low (Note 7)	0	20	0	20	0	25	ns
tSOZ	Output disable time after SE high (Note 12)	0	15	0	20	0	20	ns
tSOH	Serial output hold time after SC high	5		5		5		ns

Note 5: An initial pause of 500μs is required after power up followed by eight initialization cycles (any combination of cycles containing a RAS clock, such as RAS only refresh)

Note that RAS may be cycled during the initial pause. And any 8 RAS/CAS cycles are required after prolonged periods (greater than 16.4 ms) of RAS inactivity before proper device operation is achieved.

6: Measured with a load circuit equivalent to 1TTL loads and 50pF.

7: Measured with a load circuit equivalent to 1TTL loads and 30pF.

8: Assume that t_{RC}D ≥ t_{RC}D(max) and t_{RC}A ≤ t_{RC}A(max).

9: Assume that t_{RC}D ≤ t_{RC}D(max) and t_{RC}A ≥ t_{RC}A(max).

10: Assume that t_{RC}D-t_{RC}A ≤ t_{CAA}(max)-t_{CAC}(min) and t_{RC}D ≥ t_{RC}D(max).

11: Assume that t_{CP} ≤ t_{CP}(max) and t_{ASC} ≥ t_{ASC}(max).

12: t_{OFF}(max), t_{SOZ}(max) and t_{OEZ}(max) define the time at which output achieves high impedance state.

M5M482257J,TP,RT-7,-8,-10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM

TIMING REQUIREMENTS (Ta = 0~70°C, Vcc = 5V ± 10%, Vss = 0V, unless otherwise noted) (Note 13, 14)

(1) Read, Write, Refresh, Load Color Register, Load Mask Register, Block Write, Flash Write, Read Transfer and Page Mode Cycles

Symbol	Parameter	Limits						Unit
		M5M482257-7		M5M482257-8		M5M482257-10		
		Min	Max	Min	Max	Min	Max	
tRC	Read, write cycle time	130		150		180		ns
tRAS	RAS low pulse width	70	10000	80	10000	100	10000	ns
tCAS	CAS low pulse width	20	10000	20	10000	25	10000	ns
tCSH	CAS hold time after RAS	70		80		100		ns
tRSH	RAS hold time after CAS	20		25		30		ns
tREF	Refresh cycle time		8		8		8	ms
tRP	RAS high pulse width	50		60		70		ns
tRCD	Delay time RAS low to CAS low (Note 15)	20	50	25	60	25	75	ns
tCRP	Delay time CAS high to RAS low (Note 16)	10		10		10		ns
tCPN	CAS high pulse width	10		10		10		ns
tASR	Row address setup time before RAS	0		0		0		ns
tRAH	Row address hold time after RAS	10		15		15		ns
tRAD	Column address delay time from RAS (Note 17)	15	35	20	40	20	50	ns
tASC	Column address setup time before CAS	0		0		0		ns
tCAH	Column address hold time after CAS	15		15		20		ns
tWSR	WB/WE setup time before RAS	0		0		0		ns
tRWH	WB/WE hold time after RAS	10		15		15		ns
tDTRH	DT/OE high setup time before RAS	0		0		0		ns
tDTRH	DT/OE high hold time after RAS	10		15		15		ns
tFSR	DSF1 setup time before RAS	0		0		0		ns
tRFH	DSF1 hold time after RAS	10		15		15		ns
tFSC	DSF1 setup time before CAS	0		0		0		ns
tCFH	DSF1 hold time after CAS	15		15		20		ns
tWS	Write mask setup time before RAS	0		0		0		ns
tWH	Write mask hold time after RAS	10		15		15		ns
tT	Transition time (Note 18)	3	35	3	35	3	35	ns

Note 13: Timing requirements are assumed tT = 5ns.

14: VIH(min) and VIL(max) are reference levels for measuring timing of input signals.

15: tRCD(max) limit ensures that tRAC(max) can be met. tRCD(max) is specified as a reference point only. If tRCD is greater than tRCD(max), access time is controlled by tCAC or tCAA as shown in notes 7 or 9.

16: tCRP requirement is applicable for all RAS/CAS cycles.

17: tRAD(max) limit ensures that tRAC(max) can be met. tRAD(max) is specified as a reference point only. If tRAD is greater than tRAD(max), access time is controlled by tCAC or tCAA as shown in notes 7 or 9.

18: tT is measured between VIH(min) and VIL(max).



M5M482257J,TP,RT-7,-8,-10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM

(2) Read and Refresh Cycles

Symbol	Parameter	Limits						Unit
		M5M482257-7		M5M482257-8		M5M482257-10		
		Min	Max	Min	Max	Min	Max	
tRCS	Read setup time before $\overline{\text{CAS}}$ low	0		0		0		ns
tRCH	Read hold time after $\overline{\text{CAS}}$ high (Note 19)	0		0		0		ns
tRRH	Read hold time after $\overline{\text{RAS}}$ high (Note 19)	10		10		10		ns
tRAL	Column address to $\overline{\text{RAS}}$ setup time	35		40		50		ns
tRPC	Precharge to $\overline{\text{CAS}}$ active time	0		0		0		ns
t _h (CLOE)	$\overline{\text{OE}}$ hold time after $\overline{\text{CAS}}$ low	20		25		25		ns
t _h (RLOE)	$\overline{\text{OE}}$ hold time after $\overline{\text{RAS}}$ low	70		80		100		ns
tDOEL	Delay time data to $\overline{\text{OE}}$ low	0		0		0		ns
tOEHD	Delay time $\overline{\text{OE}}$ high to Data	15		15		20		ns
t _h (OECH)	$\overline{\text{CAS}}$ hold time after $\overline{\text{OE}}$ low	20		20		25		ns
t _h (OERH)	$\overline{\text{RAS}}$ hold time after $\overline{\text{OE}}$ low	20		20		20		ns

Note 19: Either tRCH or tRRH must be satisfied.

(3) Write Cycle (Early Write and Delayed Write)

Symbol	Parameter	Limits						Unit
		M5M482257-7		M5M482257-8		M5M482257-10		
		Min	Max	Min	Max	Min	Max	
tWCS	Write setup time before $\overline{\text{CAS}}$ (Note 20)	0		0		0		ns
tWCH	Write hold time after $\overline{\text{CAS}}$	15		15		15		ns
tCWL	$\overline{\text{CAS}}$ hold time after write	20		20		25		ns
tRWL	$\overline{\text{RAS}}$ hold time after write	20		20		25		ns
tWP	Write pulse width	15		15		15		ns
tDSC	Data setup time before $\overline{\text{CAS}}$	0		0		0		ns
tDHC	Data hold time after $\overline{\text{CAS}}$	15		15		20		ns
tDSW	Data setup time before write	0		0		0		ns
tDHW	Data hold time after write	15		15		20		ns
tOEHD	Delay time $\overline{\text{OE}}$ high to data	15		15		20		ns
t _h (WOE)	$\overline{\text{OE}}$ hold time after write	15		15		20		ns

Note 20: tWCS, tRWD, tCWD and tAWD do not define the limits of operation, but are included in the data sheet as electrical characteristics only. If $tWCS \geq tWCS(\text{min})$, early write cycle is performed with data outputs keeping high impedance state. If $tRWD \geq tRWD(\text{min})$, $tCWD \geq tCWD(\text{min})$ and $tAWD \geq tAWD(\text{min})$, read-write cycle is performed with the data of the selected address being out from the data output. If neither of the above condition is satisfied, the condition of data out (at access time and until $\overline{\text{CAS}}$ or $\overline{\text{OE}}$ goes back to VIH) is indetermined.

M5M482257J,TP,RT-7,-8,-10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM

(4) Read-Write and Read-Modify-Write Cycle

Symbol	Parameter	Limits						Unit
		M5M482257-7		M5M482257-8		M5M482257-10		
		Min	Max	Min	Max	Min	Max	
trwc	Read-Write, read-modify-write cycle time	185		205		245		ns
trās	RAS low pulse width	115	10000	125	10000	155	10000	ns
tcās	CAS low pulse width	70	10000	70	10000	85	10000	ns
tCSH	CAS hold time after RAS	115		125		155		ns
trSH	RAS hold time after CAS	70		70		85		ns
trCS	Read setup time before CAS	0		0		0		ns
tcWD	Delay time CAS to write (Note 20)	40		40		50		ns
trWD	Delay time RAS to write (Note 20)	90		100		125		ns
tcWL	CAS hold time after write	20		20		25		ns
trWL	RAS hold time after write	20		20		25		ns
tWP	Write pulse width	15		15		20		ns
tDSW	Data setup time before write	0		0		0		ns
tDHW	Data hold time after write	15		15		20		ns
tAWD	Delay time address to write (Note 20)	55		60		75		ns
th(CLOE)	OE hold time after CAS	20		20		25		ns
th(RLOE)	OE hold time after RAS	70		80		100		ns
tDOEL	Delay time data to OE low	0		0		0		ns
toEHD	Delay time OE high to data	15		15		20		ns
th(WOE)	OE hold time after write	15		15		20		ns

(5) Hyper Page Mode Cycle (Read, Early Write, Read-Write, Read-Modify-Write Cycle)

Symbol	Parameter	Limits						Unit
		M5M482257-7		M5M482257-8		M5M482257-10		
		Min	Max	Min	Max	Min	Max	
tpc	Read, write cycle time	40		45		55		ns
trWPC	Read-write, read modify write cycle time	95		100		115		ns
trASP	RAS low pulse width	115	100000	135	100000	160	100000	ns
tcAS	CAS low pulse width	20	10000	20	10000	25	10000	ns
tCP	CAS high pulse width (Note 21)	10	15	10	20	10	25	ns
trSH	RAS hold time after CAS	20		25		30		ns
td(RAND)	OE high hold time after CAS high	10		10		10		ns
tw(RAND)	OE high pulse width	10		10		10		ns

Note 21 : tCP(max) is specified as a reference point only. If tCP(max) ≤ tCP, access time is determined by tCAC.

(6) CAS before RAS Refresh Cycle (Load stop Register, Option Reset, Non Reset Cycle) (Note 22)

Symbol	Parameter	Limits						Unit
		M5M482257-7		M5M482257-8		M5M482257-10		
		Min	Max	Min	Max	Min	Max	
tCSR	CAS setup time for CAS before RAS	10		10		10		ns
tCHR	CAS hold time for CAS before RAS	15		15		20		ns
trPC	Precharge to CAS active time	0		0		0		ns
tFSR	DSF1 setup time before RAS	0		0		0		ns
trFH	DSF1 hold time after RAS	10		15		15		ns
tSAAT	Delay time last SC to RAS	30		30		30		ns
tRES	Delay time RAS to last SC	60		60		60		ns

Note 22 : Eight or more CAS before RAS cycles are necessary for proper operation of CAS before RAS refresh mode.

M5M482257J,TP,RT-7,-8,-10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM

(7) Normal-Read Transfer Cycle

Symbol	Parameter	Limits						Unit
		M5M482257-7		M5M482257-8		M5M482257-10		
		Min	Max	Min	Max	Min	Max	
tdLS	$\overline{DT}/\overline{OE}$ low setup time before \overline{RAS}	0		0		0		ns
trDH	$\overline{DT}/\overline{OE}$ low hold time after \overline{RAS}	10	10000	15	10000	15	10000	ns
trSD	Delay time \overline{RAS} to SC	80		80		100		ns
tASD	Delay time address to SC	40		40		50		ns
tCSD	Delay time \overline{CAS} to SC	30		30		30		ns
tSDH	SC hold time after \overline{DT}	15		15		15		ns
trQ	Delay time \overline{RAS} to QSF		85		85		85	ns
tAQ	Delay time address to QSF		40		40		40	ns
tCQ	Delay time \overline{CAS} to QSF		35		35		35	ns
tdTQ	Delay time \overline{DT} to QSF		25		25		25	ns
tTRP	\overline{DT} to \overline{RAS} Precharge Time	50		60		70		ns
tdTW	\overline{DT} Precharge Time	15		15		15		ns

(8) Real Time Read Transfer Cycle

Symbol	Parameter	Limits						Unit
		M5M482257-7		M5M482257-8		M5M482257-10		
		Min	Max	Min	Max	Min	Max	
tdLS	\overline{DT} setup time before \overline{RAS}	0		0		0		ns
trDH	\overline{DT} hold time after \overline{RAS}	55	10000	65	10000	80	10000	ns
tCDH	\overline{DT} hold time after \overline{CAS}	30		30		30		ns
tADH	\overline{DT} hold time after address	30		30		30		ns
tsDD	Delay time SC to \overline{DT}	5		5		5		ns
tSDH	SC hold time after \overline{DT}	15		15		15		ns
tdTQ	Delay time \overline{DT} to QSF		25		25		25	ns

(9) Split Read Transfer Cycle

Symbol	Parameter	Limits						Unit
		M5M482257-7		M5M482257-8		M5M482257-10		
		Min	Max	Min	Max	Min	Max	
tSAAT	Delay time last SC to \overline{RAS}	30		30		30		ns
tTSAA	Delay time \overline{RAS} to last SC	0		0		0		ns

(10) Serial Read Cycle


Symbol	Parameter	Limits						Unit
		M5M482257-7		M5M482257-8		M5M482257-10		
		Min	Max	Min	Max	Min	Max	
tsCC	SC clock cycle time	25		30		30		ns
tsCH	SC high pulse width	10		10		10		ns
tsCL	SC low pulse width	10		10		10		ns
tsOP	\overline{SE} high pulse width	25		25		25		ns
tsOE	\overline{SE} low pulse width	25		25		25		ns
tSCQ	Delay time SC to QSF		30		30		30	ns

M5M482257J,TP,RT-7,-8,-10


HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM

Switching Measurement Condition

1. Input reference point




2. Output reference point



DC LEVEL OF OUTPUT IS $V_{OH} = 2.4V$, $V_{OL} = 0.4V$

3. Load condition



$$\left[\begin{array}{ll} V = V_{OH} + R_1 \cdot i_H & V = V_{OL} + R_1 \cdot i_L \\ V_{OH} = (i_H - i_{OH}) \cdot R_2 & V_{OL} = (i_L - i_{OL}) \cdot R_2 \end{array} \right]$$

When $V = 5V$, $R_1 = 1838 \Omega$, $R_2 = 994 \Omega$

$$R_1 = \frac{V_{OH} (V - V_{OL}) - V_{OL} (V - V_{OH})}{V_{OH} \cdot i_{OL} - V_{OL} \cdot i_{OH}}$$


$$R_2 = \frac{V_{OH} \cdot R_1}{(V - V_{OH}) - i_{OH} \cdot R_1}$$

M5M482257J,TP,RT-7,-8,-10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM

TIMING DIAGRAMS


Read Cycle



M5M482257J,TP,RT-7,-8,-10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM

Write Cycle (Early Write)



SE
SC
SQ₀~7
OSF


Serial output can be freely performed.



M5M482257J,TP,RT-7,-8,-10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM


Write Cycle (Late Write)



M5M482257J,TP,RT-7,-8,-10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM


Read Modify Write Cycle




M5M482257J,TP,RT-7,-8,-10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM

Hyper Page Mode Read Cycle




- * 1 WHEN \overline{OE} = high, DATA OUTPUT will be Hi-Z immediately.
In that case Access time of next Data is determined by tCAC (tCAC \geq tOEA) or tOEA (tOEA \geq tCAC).
 - * 2 t_d(RAND), t_w(RAND) = 10NS (min) is necessary to remain Hi-Z however \overline{CAS} = High and \overline{OE} = Low.
- Next DATA OUTPUT is determined after \overline{CAS} Low edge.



M5M482257J,TP,RT-7,-8,-10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM


Hyper Page Mode Write Cycle



M5M482257J,TP,RT-7,-8,-10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM


Hyper Page Mode Write Cycle (Read-Modify-Write)



M5M482257J,TP,RT-7,-8,-10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM


RAS Only Refresh Cycle



M5M482257J,TP,RT-7,-8,-10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM

CAS before RAS Refresh Cycle / Stop Register Set (No Reset)



SE
SC
SQ0~7
QSF

Serial output can be freely performed.


* A7	A6	A5	A4	divison	lower	upper
1	1	1	1	1/2	[]	[]
0	1	1	1	1/4	[] []	[] []
0	0	1	1	1/8	[] [] [] []	[] [] [] []
0	0	0	1	1/16	[] [] [] [] [] []	[] [] [] [] [] []
0	0	0	0	1/32	[] [] [] [] [] [] [] []	[] [] [] [] [] [] [] []



M5M482257J,TP,RT-7,-8,-10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM


CAS before RAS Refresh Cycle / (No Reset)



M5M482257J,TP,RT-7,-8,-10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM


CAS before RAS Refresh Cycle / (Option Reset)



M5M482257J,TP,RT-7,-8,-10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM


Hidden CBR Refresh Cycle / (No Reset)



M5M482257J,TP,RT-7,-8,-10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM


Hidden CBR Refresh Cycle / (Reset)



M5M482257J,TP,RT-7,-8,-10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM

Block Write Cycle (Early write)



SE
SC
SQ0~7
QSF

Serial output can be freely performed.

Mask Mode	*1	**2
No Mask Mode	1	Don't care
New Mask Mode	0	WM1 data
Old Mask Mode	0	Don't care

WM1 data H:Write Enable
L:Write Disable
Don't care : "0" or "1"

Column select **


WIO 0	Col-0	CA ₀ = 0, CA ₁ = 0
WIO 1	Col-1	CA ₀ = 1, CA ₁ = 0
WIO 2	Col-2	CA ₀ = 0, CA ₁ = 1
WIO 3	Col-3	CA ₀ = 1, CA ₁ = 1



M5M482257J,TP,RT-7,-8,-10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM

Block Write Cycle (Late Write)



SE

SC

SQ₀~7

QSF

Serial output can be freely performed.

Mask Mode	★1	★★2
No Mask Mode	1	Don't care
New Mask Mode	0	WM1 data
Old Mask Mode	0	Don't care

WM1 data H:Write Enable
L:Write Disable

Don't care : "0" or "1"


Column select **

WIO 0	Col-0	CA ₀ = 0, CA ₁ = 0
WIO 1	Col-1	CA ₀ = 1, CA ₁ = 0
WIO 2	Col-2	CA ₀ = 0, CA ₁ = 1
WIO 3	Col-3	CA ₀ = 1, CA ₁ = 1

M5M482257J,TP,RT-7,-8,-10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM

Hyper Page Mode Block Write Cycle




Column select **

WIO 0	Col-0	CA0 = 0, CA1 = 0
WIO 1	Col-1	CA0 = 1, CA1 = 0
WIO 2	Col-2	CA0 = 0, CA1 = 1
WIO 3	Col-3	CA0 = 1, CA1 = 1

M5M482257J,TP,RT-7,-8,-10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM

Flash Write Cycle



SE

SC

SQ₀~7


QSF

Serial output can be freely performed.

M5M482257J,TP,RT-7,-8,-10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM

Load Color Register Cycle (Early Write)



SE
SC
SQ0~1
QSF


Serial output can be freely performed.

** ROW ADDRESS : For refresh address

M5M482257J,TP,RT-7,-8,-10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM

Load Color Register Cycle (Late Write)



SE
SC
SQ₀~7
QSF


Serial output can be freely performed.

** ROW ADDRESS : For refresh address

M5M482257J,TP,RT-7,-8,-10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM


Load Mask Register Cycle (Early Write)



M5M482257J,TP,RT-7,-8,-10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM

Load Mask Register Cycle (Late Write)



SE
SC
SQ₀~7
QSF


Serial output can be freely performed.

** ROW ADDRESS : For refresh address

M5M482257J,TP,RT-7,-8,-10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM


Real Time Read Transfer



M5M482257J, TP, RT-7, -8, -10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM

Split Read Transfer Cycle




* SAM TAP ADDRESS can not be set N
 N means last address of boundary.
 M means SAM TAP ADDRESS.

M5M482257J,TP,RT-7,-8,-10

HYPER PAGE MODE 2097152-BIT DUAL-PORT DYNAMIC RAM

Serial Read Cycle ($\overline{SE}=L$)



Serial Read Cycle (\overline{SE} Control)

